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This thesis illustrates the design of a chip to crack a message encrypted
with Digital Encryption Standard (DES). VHSIC Hardware Description
Language (VHDL) is used to describe the system. Part of the design
criteria of the system is to provide a scalable and reconfigurable set of
DES building blocks in VHDL. In order to provide this, a modular design
with a pipeline architecture is employed. This system could be
synthesized to produce actual hardware in either an ASIC or FPGA part.
Simulations using Synopsys with Actel's 3200DX FPGA library
demonstrate that the design could be run at over 16Mhz. Because a
pipelined architecture is employed which retires one key every clock cycle
the chip would be able to test over 1 6 million keys per second. This is a
vast improvement over current software-only based approaches that
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Glossary
ASIC Application Specific Integrated Circuit - an integrated circuit (microchip)
made for a specific use.
DES Data Encryption Standard - a standardized block encryption algorithm that
utilizes 64 bit blocks and a 56 bit key. (See Chapter 2 for in depth
discussion of DES)
FPGA Field programmable Gate Array - chip which contains numerous logic gates
that can be connected and reconnected in different configurations to
provide different functionality.
Round Operation performed in DES that is repeated 16 times. This is a fairly
complex function involving both S-Boxes, permutations, and exclusive-or-
ing. (See Chapter 2 for full details)
S-Box Non-linear function that provides DES with much of its security. Takes a
6 bit input and produces a 4 bit output. (See Chapter 2 for full details)
VHDL VHSIC Hardware Description Language. It is an IEEE and ANSI
standard for description of digital designs. Was originally defined for use
by U.S. Government.
VHSIC Very High Speed Integrated Circuit.
IX
1 Introduction
The purpose of this thesis is to demonstrate the use of VHDL to create a system that
could be utilized for cracking a message encrypted using DES.
DES stands for Digital Encryption Standard, and was developed in the 1970's and
adopted in 1981 by the U.S. Government. [1] [3] [11] It is regarded one of the more
secure encryption systems available in widespread use. It is a 64 bit block cipher, with
a 56 bit key size. This means that the input and output blocks are 64 bits long, and the
key used for encryption and decryption is 56 bits long.
Currently, the most practical way to attack DES is through brute force. Since the
system relies on a 56-bit key, there are
256
possible keys to check. This converts to
72,057,594,037,927,936 (decimal) possible keys which reads as Seventy-Two
Quadrillion, Fifty-Seven Trillion, Five-Hundred Ninety-Four Billion, Thirty-Seven
Million, Nine-Hundred Twenty-Seven Thousand, Nine-Hundred Thirty-Six possible
keys. [11]
On average however, the key will be found half way through an exhaustive search of
the keyspace. This means on the average only thirty-six quadrillion keys will have to
be searched before finding the correct key.
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DES is widely used commercially, including use by financial institutions. However
because of export restrictions on cryptography it is only possible to export DES from
the U.S. under strict guidelines. Essentially the only time DES is allowed to be
exported is for use by financial institutions. Otherwise it is normally not allowed to be
exported as its 56 bit key length is far greater than the 40 bit key length that is
currently allowed to be freely exported from the U. S.
There are a number of reasons that an encryption engine described in VHDL such as
this would be useful. One is that use of it to crack DES at a reasonably low cost and
time would encourage the government to expand what it allows to be exported. In
addition, this could be potentially used commercially to perform cracking of DES
messages. One possible use would be to provide access to material that had been
encrypted with DES, but that the key utilized had been forgotten.
Also the VHDL encryption core could be utilized as the basis of hardware specifically
to perform DES encryption or decryption. This could be embedded as part of a
computer system to provide dedicated hardware encryption and or decryption utilizing
DES. If FPGAs were utilized as the basis for the hardware this encryption /
decryption method could be upgraded or changed to a different methodology without
having to physically change components.
Because VHDL is a well established standard, it is ideal for this type of application.
The VHDL code can be utilized by a number of different synthesizers, including
Synopsys, and targeted for numerous different architectures, from full custom ASICs




DES is a 64 bit block encryption algorithm. [1] [3] The general algorithm is illustrated
in Figure 2- 1 . DES is a symmetric algorithm, so the same algorithm and key are used
for both the encryption and decryption with some small differences in the key
schedule.
To perform the algorithm, the block of data to be encrypted is first permuted in an
initial permutation. It is then broken into a right and left half. After this, it enters into
what is the main computational core of the algorithm. These main computations are
repeated 16 times, and referred to as rounds. In a round, the right half is moved to the
left half. After this, the former left half is exclusive-or-ed with the results of a function
from the former right half and a subkey, and the result becomes the new right half.
Description of the operation of each round is described in further detail in following
sections. After the 16 rounds are completed, the data is put through another final
permutation which results in the ciphertext.[l][3]
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2.2 Key Transformation
The key length is 56 bits. It is normally expressed as a 64-bit number with every
eighth bit being used for parity.[l] A permutation is also done to alter the order of the
bits that make up the 56 bits used for the key. This permutation is described in table
2-1, and uses as its input the 64 bit expression of the key, and has as its output the 56
bits that will actually be used for generating the subkeys. From these 56 bits, 16
subkeys are extracted, each 48 bits long. Each one of these is used for a round in the
algorithm. To create the subkeys the key is split into two halves, and these are rotated
left 1 or 2 bits per round, dependent on which round, to create the input to generate
the key.[l][3] The resulting halves are then put through a operation called a
compression permutation. This compression permutation both permutes the bits, that
is it changes the order of them, and it also selects a subset of 48 of the 56 bits. The
result of this provides the 48 bit subkey for that round. There isn't any significance to
this algorithm other than to eliminate the parity bits and scramble the key bits.
Table 2-1. Key permuted choice - selects and permutes 56 bits from 64 bit
input[l][3]
57 49 41 33 25 17 9 1 58 50 42 34 26 18
10 2 59 51 43 35 27 19 11 3 60 52 44 36
63 55 47 39 31 23 15 7 62 54 46 38 30 22
14 6 61 53 45 37 29 21 13 5 28 20 12 4
2.3 Initial Permutation
The initial permutation has no significant affect on the security of the DES algorithm.
In fact it is usually done once in software implementations that are designed to test
multiple keys trying to find the original key used for a known plaintext and known
ciphertext. It is done this way because the bitwise permutations necessary are more
difficult to do in software than they are in hardware. It does provide some confusion
of the bits that may cause problems for someone casually attempting to cryptanalyze
DES. However it provides no true additional security. It is however, a part of the
standard, so should be part of any description of the standard
The permutation is described in the following table, Table 2-2. The location
represents the new bit location and the number represents the bit that will be placed in
that location. As can be seen each number between 1 and 64 is used once and only
once. This table should be read from left to right, top to bottom. So we can see from
the table that bit 58 moves to bit 1, bit 50 moves to bit 2, and so on, up to bit 7 which
moves to bit 64.
Table 2-2 Data Initial Permutation
58 50 42 34 26 18 10 2 60 52 44 36 28 20 12 4
62 54 46 38 30 22 14 6 64 56 48 40 32 24 16 8
57 49 41 33 25 17 9 1 59 51 43 35 27 19 11 3
61 53 45 37 29 21 13 5 63 55 47 39 31 23 15 7
2.4 Round operation
The round operation block diagram is shown in figure 2-2. There are two main flows
involved in this diagram. The first is the key flow, which consists of simply the rotates
and the compression permutation that generates the subkey. Then there is the data
flow, which has the main computational elements and the data being worked on.






















The number of bits rotated left is determined by the round for which the key is being
generated. Table 2-3 has the number of bits rotated per round. These rotates are
done independently on each half of the 56 bit key.
Table 2-3 Number of Key Bits Rotated Left Per Round [1][3]
Round 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
Number 1 1 2 2 2 2 2 2 1 2 2 2 2 2 2 1
2.5.2 Compression Permutation
The bits that are utilized and the order that they are presented to the data flow is
determined by this algorithm. Because of the rotates each of the bits is occasionally
not represented. On average each bit is part of the subkey 14 times out of 16.[1]
Table 2-4 shows which bits become part of the 48 bit subkey and what places they
appear in the subkey.
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Table 2-4 Key Compression Permutation [1][3]
14 17 11 24 1 5 3 28 15 6 21 10
23 19 12 4 26 8 16 7 27 20 13 2
41 52 31 37 47 55 30 40 51 45 33 48
44 49 39 56 34 53 46 42 50 36 29 32
2.6 Data flow
2.6.1 Expansion Permutation
This function takes the input 32 bits and expands them to 48 bits. In order to do this,
some bits appear twice. As can be seen in Figure 2-3 it is a repeating function with 4
bit input and 6 bit output. So that a single bit doesn't affect two adjacent bits, the
function is such that the edge bits, the first and fourth of the input block, are
duplicated but the duplicates are sent to the adjacent blocks. The edge bits on the
output, the first and sixth bits, are from the adjacent blocks. The center 4 bits of the
output however are the same as the input bits and are in the same order.
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Figure 2-3 Expansion Permutation [1] [3]
Input
12 3 4 5 6 7 8 9 10 11 12
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19
Output
2.6.2 S-Box Substitution
After xoring the bits from the expansion permutation with the subkey bits from the
compression permutation, the 48 bit result is used as a key to 8 independent S-boxes,
as can be seen in figure 2-4. These S-boxes take 6 bits as an input and produce a 4 bit
output. As the other elements of the algorithm are linear and therefore easy to
analyze. The non-linear S-boxes give DES its security.[l] The S-boxes are defined by
the DES algorithm and are essentially a set of lookup tables. However they may be
implemented as either a memory element, with some bits to designate the row and
others for the column to access the bit, or as a set of discrete logic gates as suggested
in [2]. A full table of the S-box functions is given in Appendix A.
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Figure 2-4 S-Box Substitution
Input
12 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 2122 23 24
I I I I I I I I I I I I I I I I I I II I I I I
5 6 7 8 9 10 11 12 13 14 15 16
Output
Input
25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48
I I I I I I M I I I I I I I I I I I
17 18 19 20 21 22 23 24 25 26 27 28
Output
29 30 31 32
2.6.3 P-Box Permutation
The results of the S-boxes are concatenated together to form a 32 bit wide bus. This
is then permuted as shown in table 2-5. After the permuted result is exclusive-or-ed
with the old left side it becomes the new right side.
Table 2-5 P-box Permutation [1][3]
16 7 20 21 29 12 28 17 2 8 24 14 32 27 3 9
1 15 23 26 5 18 31 10 19 13 30 6 22 11 4 25
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3 DES cracking strategies
3.1 DES Weak Keys
There are a small set of keys within DES that do not provide as much protection for
data encrypted with them. [4] [5] One of the ways that these may be weak is if there is
a limited number of subkeys generated. If each half of the keys is all ones or all zeros
the same subkey will be generated for all the iterations. In addition there are some
keys that will generate only 2 or only 4 subkeys. There are only a total of 64 keys that
have these flaws, so it is highly unlikely that one of these keys will be used. In
addition, because these keys are known to be weaker, generally they are eliminated
before they might be used to encrypt anything.
3.2 Known plaintext
A 'known plaintext' attack is when the plaintext (or at least a portion of it) being
encrypted is known by the person trying to break the encryption. Most attacks fit into
this category. In real applications known plaintext attacks are usually most applicable.
In most cases, at least some section of the plaintext being encrypted is known. For
example if an email message is encrypted, it is known that the first line starts with
'From ' In addition, other parts of the message can either be guessed at or when one
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section is decrypted it can be examined for whether it matches a part of the message
that is expected. Many other types of data have similar headers or footers that can be
exploited if the type of data being sent is known, a few examples include GIF files, ZIP
files, and JPEG files.
3.2.1 Brute force
DES, like most encryption schemes, can be broken by brute force using a known
plaintext and a known ciphertext. Essentially each key is tried individually and tested
to see if that key will encrypt the plaintext to produce a matching ciphertext result.
Most of the attacks against DES are of the brute force type as with known plaintext it
is the least computationally intensive method known so far. Brute force attacks can be
done with either an encryption of the plaintext and comparison to the ciphertext or
with decryption of the ciphertext and comparison to the plaintext. With DES either
way requires the same amount of computation. This is because DES utilizes the same
key and methodology for both encryption and decryption.
3.3 Chosen plaintext
In some cases the person attempting to break the encryption will have the luxury of
being able to encrypt whatever plaintext they choose utilizing the unknown key. If this
is the case, linear and/or differential cryptanalysis can be more easily applied.
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3.3.1 Linear cryptanalysis
Linear cryptanalysis utilizes linear approximations to describe the action of a block
cipher, such as DES. It involves exploiting the bias of some bits on the output based
on the input. A full description of what is involved is beyond the scope of this paper
but can be found in [6] [7] [8]. In order to find the bias a number of input bits are xor-
ed with some number of output bits. This will give a result that with some probability
indicates the state of a specific bit or set of bits within the key. Against full DES, an




This approach examines the difference between two plaintext inputs and the resulting
effect on the output, giving indication of the key used to do the encryption.. As more
and more ciphertext pairs are analyzed, a key will emerge as the most probable to have
been used.. It is when the plaintext can be chosen that this approach is most feasible.
Schneir states "Differential cryptanalysis works against DES and other similar
algorithms with constant S-boxes."[l] He goes on to state that the S-Boxes used by
DES are optimized against differential cryptanalysis. With a full 16 round DES this
attack is highly unlikely as it requires
247
chosen plaintexts or
25s known plaintexts. In
addition
237 DES operations have to be performed. Because this is so large this attack
16
has remained largely theoretical. In addition for 16 round DES, this attack is slightly
less efficient that a simple brute force attack.[l]
3.3.3 Differential-Linear cryptanalysis
This is a new approach that may provide a better method for attacking DES.[]]
Currently there is only an attack on an 8 round variant of DES that recovers 10 of the
bits with an 80 percent probability when 512 chosen plaintexts are used. It doesn't
appear that it extends easily to more rounds, however the work is still very new.[l] It
is quite possible that this may become the basis for a new attack on full DES.
17
4 Design of key tester
4.1 Architecture
The main architecture is shown in Figure 4-1. The crux of the architecture is a
pipelined encryption engine that will perform the actual DES encryption. The
surrounding blocks provide support for feeding the core and evaluating the results
output from the core.























The interface was designed to allow easy loading of keyspace to search. It also
facilitates the loading of data to encrypt and ciphertext to be compared. Another
design consideration was to provide easy notification of when the key is found and
output of the actual key when found. In order to provide this using a bus width that
could be utilized by most processors, an eight bit data bus was chosen with a number
of control bits and address bits. A simple 68HC11 or other 8 bit processor could
easily control this architecture without any problems. The resulting interface lines are
as follows:
Table 4-1 Interface Signals
Number bits / pins Input / Output
Clock 1 input
Reset 1 input
Data Input 8 input
Address 5 input
Key Output 8 output
Key matched 1 output
Section done 1 output
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Clock used for controlling pipeline used in testing keys. This is
what controls the speed at which keys are checked.
Resets the chip. When used will start searching the next keyspace
that was loaded. Should only be utilized once at startup
data bus for inputting the keyspace, the plaintext and the ciphertext
to be compared against.
Controls whether the data goes to the keyspace, the plaintext or the
ciphertext and which byte within those. Two bits are needed to
differentiate whether a section of the plaintext, ciphertext or
keyspace is being loaded. The other three bits are used for which
byte is being loaded. These bits also are used to determine which
byte of the result is output.
Output bus for the key that produces a match. Only valid when
there has been amatching key found.
Signals when a matching key is found.
Signals when done with a specific key space.
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4.3 Encryption Core
The encryption core is the central part of the key checker. It is what does the actual
encryption of data that is being checked.
Table 4-2 Encryption Core Signals
Number bits Input / Output How often changes
Key in 56 input 1 / clock cycle
Plaintext 64 input startup
Ciphertext 64 input 1 / clock cycle
Key out 56 output 1 / clock cycle
4.3.1 Encryption Core Signals
Clock: Clock used for controlling pipeline used in testing keys. This is what
controls the speed at which keys are checked.
Key In: Key to be used to encrypt the plaintext being input.
Plaintext: Data input that is to be encrypted.
Result: Result of plaintext encrypted with the key 'Key Out.'
Key Out: Key used to encrypt the ciphertext that is being output currently.
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4.3.2 Encryption Core Implementation
A pipelined architecture will be used in order to provide higher throughput. In
addition it will eliminate the need for gates to keep an internal state. This means that
all gates will be utilized for actual computation of the encryption algorithm.
In order to provide easy scalability to a dual pipeline, the stages for generating the
keys and the stages for processing the data were kept separate. The same VHDL
entities could be used to create a dual pipeline architecture that could be used to
encrypt a different second plaintext. Because of one of the properties of DES this
would provide the ability to test the inverse of the keys. The architecture for a dual
pipeline core is shown in Figure 4-3.
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4.4 Backend
This part of the chip has the purpose of comparing the ciphertext created by the
encryption core and that being searched for. If a match is found, the key that was used
to create the ciphertext is held to be output to the user.
Table 4-3 Back End Signals
Number bits Input / Output How often changes
Key 56 input 1 / clock cycle
Ciphertext 64 input 1 / clock cycle
Compare text 64 input startup
Address 3 input
Reset 1 input
Key Found 1 output
Matching Key 8 output





Key that was used to encrypt the ciphertext currently being input
Data that was encrypted and is to be compared to.
Data to be compared to. (What is hopefully going to be the result
of the encryption)
Controls which 8 bits of the key that matched are output.
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Reset: Resets the system. When put to '1', the key found signal is cleared
until a new match occurs.
Key Found: Goes to '1' when a match occurs. Goes to '0' on reset.
Matching Key: 8 bits of the key that was being input when a match between
ciphertext and comparetext occured
4.4.2 Back End Implementation
This is primarily a 64 bit comparator, with a register to store the key when a match
occurs. Figure 4-4 shows the general architecture of the system.






The Front End section provides the interface for inputs from outside the chip. It
mainly is a means for demultiplexing the input and latching the input for use later
within the chip.
Table 4-4 Front End Signals





Compare text 64 output
Plaintext 64 output
4.5.1 Front End Signals
Data: Data to become part of the different outputs.
Address: Determines which 8 bit section of which output will be set to what is
on
'data'
when write equals T.
Write: Signal for when to latch data in.
Keyspace: Section of the key space to be searched.
Plaintext: Data to be encrypted.
Compare text: Data to be compared to. (What is hopefully going to be the result of
the encryption)
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4.5.2 Front End Implementation
This is essentially just a set of latches with the triggers being the write input after
passing through a demultiplexer. The address bits control which section of the
registers is active, the data Ls what is to be stored, and the write bit signifies when the
data is valid to be stored into the section specified by the address.
Figure 4-5 displays the general architecture of the front end. In order for there to be
an easily understandable and viewable diagram, the latches have been simplified to
some extent. Rather than display all 19 of the 8 bit latch sections, a representative of
the output registers is shown.
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The Key Generator creates the keys to be tested. It is desirable for it to cycle through
all the keys in the key space and provide a signal ofwhen it has done so.
Table 4-5 Key Generator Signals





Section Done 1 output
4.6.1 Key Generator Signals
Clock: Clock driving the system.
Keyspace: Next section of the key space to be searched.
Reset: Resets pseudo-random generator to l's and loads the next key
space.
Key: The key to be tested next.
Section Done: Shows when finished the last section, so new keyspace can be
loaded.
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4.6.2 Key Generator Implementation
The heart of the design is a pseudo-random pattern generator. It is based on a page
from [9] that gives the proper polynomial that can be used and provide a feedback that
will exercise all possible combinations of the shift register except all O's. In addition
because there are only 3 gate levels that must be gone through between clocks, it is
more than fast enough for this application.lt provides a method that traverses nearly
the entire range while costing very few gates. If it were implemented as a straight
arithmetic increment between each clock cycle, there would be many more gates
involved to create the 32 bit adder, and it would be considerably slower than this
method.
Every 232-l clock cycles the pattern generator will equal all l's, and at this point, the
new keyspace will be loaded. Any initial point could be utilized except for all zeros,
but an initial point of all ones is easily recognizable. Depending on the underlying
technology utilized a different pattern might allow fewer gates to be used. When a full
reset is done, the pattern generator will be set to all l's. This really should only be
necessary at the start of a new search.
31
Figure 4-6 Key Generator






If enough gates / area is available a dual pipeline architecture could be utilized that
would test a key and its inverse at the same time. A diagram of a single pipeline
architecture is shown in figure 4-2. Figure 4-3 shows a dual pipeline architecture.
The reason a dual pipeline architecture with only one key schedule is possible is
because DES has a symmetrical property. This property is such that if plaintext P is
encrypted with key K to produce ciphertext C, then encryption of the complement of P
(P') with the complement of K (K') will produce the complement of the ciphertext
(C). So the identity is as follows.
Ek(P) = COEk.(P') =C
If the goal is only to try to find the key to one specific plaintext - ciphertext pair, the
front end sections associated with loading the ciphertext and plaintext can be
eliminated. In addition the complexity of some of the gates in the first and second
round can be reduced or those gates may possibly even be eliminated totally.
An additional measure that could be utilized to reduce the number of gates needed
would be to hold certain key bits constant on each processor. If there are 64
processors one s-box could potentially be totally eliminated from the first round, as the
bits on the input would be predetermined, so the output would already be known. Six
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bits of the key are exclusive-or-ed with the plain text in order to produce the input to
the s-box. If the key bits are held constant (which also would denote which processor
of the 64) and the plaintext input is held constant, the inputs to the s-box are going to
be constant. This will result in the outputs of the s-box being constant, which means
the s-box is unnecessary. As the number of processors is increased, the number of
keybits that can be held constant is increased, and the amount of gates that can be
eliminated is increased.
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5 VHDL and Synopsys
5.1 VHDL
VHDL is a hardware description language. It is an IEEE and ANSI standard for
description of digital designs. The code written for this thesis was made to be
compatible with the 1987 version of the VHDL standard. This was done so that the
code could be synthesized utilizing Synopsys.
VHDL allows for easy reuse of code through structural models. The model can be
either structural or behavioral based, or a combination of the two. The code for this
thesis was written in a structural style at the upper levels, providing the architectural
framework. At the lower component levels the code was written in a behavioral style
so that it could be easily simulated and also having some flexibility when being
synthesized. [10]
For compilation and behavioral testing Mentor Graphics Quick VHDL suite was used,
including qvhcom and qvhsim.
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5.2 Synopsys
Synopsys is a commercial tool that takes VHDL or Verilog code and produces
hardware designs. In this case it was used to synthesize VHDL code to produce
results for programming an FPGA. In addition it was used to visually verify that the
code written resulted in the architecture desired.
36
6 Testing and Verification
6.1 VHDL Testing
The VHDL code was tested and verified utilizing test benches also written in VHDL.
Each of the major sections of the chip had a test bench written for it. The test benches
for the front end and back end were written by hand and verified that those sections
behaved as expected. Because these sections were fairly straight forward, it was
relatively easy to write test benches for them by hand and verify the results.
The key generator required more extensive testing, as it had greater complexity. In
order to confirm that the pseudo-random pattern generator would perform as
expected, a C program was written that would provide the same output as the pattern
generator. A variation of this C program was also utilized to confirm that the pattern
generator did go through 232-l patterns before returning to its starting pattern. In
order to provide a VHDL test bench, a Perl script was written that took as input the C
program's results, and utilized that to generate an array of patterns for the pattern
generator to be checked against. The array was then utilized as part of a VHDL
program to assert that the correct results were being produced by the pseudo random
pattern generator.
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The encryption core section was a very complex section to test thoroughly. However,
utilizing another person's DES encryption program it was possible to generate a
VHDL testbench that could be easily altered to a different plaintext or different key
schedule, providing the ability to test numerous different inputs. Although it has not
been completely proven that the encryption core is completely correct, it has been
thoroughly tested with over 20000 encryptions verified against an independently
created DES implementation. Because of the extreme inter-relation from any single
input bit to the output, it is very unlikely that the encryption core harbors any
unknown errors.
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7 Results and Conclusions
7.1 Performance
If this model is synthesized the target performance is that it would be able to run at
over 16 MHz. If the chip is assumed to operate at 16 MHz, we can make some
measurements of time needed to completely cover the keyspace. As one key should be
retired per clock cycle due to the pipeline architecture of the chip a throughput of
226
keys per second would be reached. At this rate the entire keyspace could be searched
by four processors in only 34 years. As this is a problem that can be worked on easily
in parallel, the key space could be divided up to be worked on by multiple processors
in parallel. As it scales completely linearly, if
224
processors are working on it, the
maximum allowed with my design, the whole keyspace can be explored in only 4
minutes. However at that scale detection and replacement of failed parts becomes a
much more difficult task. In addition the total cost for a machine of this scale is too
high for most possible users. A more likely scenario would be a set of 4096
processors working in parallel to cover the keyspace in only a little over 12 days. If a
full custom chip was used, a much higher speed would be possible, and would further
reduce the amout of time that would be needed.
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There are a number of different areas that this work could branch into. One is the
possibility of further optimizing the design for use in an FPGA. One possibility is
utilizing some of the VHDL code for programming FPGA's to crack a specific DES
message, thereby eliminating most of the "Front
End"
section of the chip. Another
would be optimizing the chip to be run in a parallel situation, setting some of the key
bits to be constant on each of the chips.
Another possible avenue that could be explored is utilizing the VHDL code for
creating a full custom chip. A full custom layout would allow for faster performance,
40
but cost of a full custom chip would be greater, as well as the loss of flexibility that is
provided with a FPGA.
Another avenue that could be explored is the possible differences in architecture for a
single pipeline architecture as I have created here, versus a dual pipeline architecture,
versus a non-pipeline architecture. Each would have its pros and cons, including cost
considerations. The dual pipeline architecture would have twice the throughput of the
single pipeline, however when cost would be factored in, it has not been determined
which of the architectures would be best if all were evaluated on a normalized basis,
such as in terms of keys per second per dollar.
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Appendix A: S-Box tables
(All values in decimal format)
Indexes are done in standard DES style, so that the row is determined by the first and
last bit, the column is determined by the second through fifth bits. [1] [3]
0 1 2 3 4 5
S-Box 1
6 7 8 9 10 11 12 13 14 15
0 14 4 13 1 2 15 11 8 3 10 6 12 5 9 0 7
1 0 15 7 4 14 2 13 1 10 6 12 11 9 5 3 8
2 4 1 14 8 13 6 2 11 15 12 9 7 3 10 5 0
3 15 12 8 2 4 9 1 7 5 11 3 14 10 0 6 13




7 8 9 10 11 12 13 14 15
0 15 1 8 14 6 11 3 4 9 7 2 13 12 0 5 10
1 3 13 4 7 15 2 8 14 12 0 1 10 6 9 11 5
2 0 14 7 11 10 4 13 1 5 8 12 6 9 3 2 15
3 13 8 10 1 3 15 4 2 11 6 7 12 0 5 14 9
S-Box 3
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
0 10 0 9 14 6 3 15 5 1 13 12 7 11 4 2 8
1 13 7 0 9 3 4 6 10 2 8 5 14 12 11 15 1
2 13 6 4 9 8 15 3 0 11 1 2 12 5 10 14 7
3 1 10 13 0 6 9 8 7 4 15 14 3 11 5 2 12




7 8 9 10 11 12 13 14 15
0 7 13 14 3 0 6 9 10 1 2 8 5 11 12 4 15
1 13 8 11 5 6 15 0 3 4 7 2 12 1 10 14 9
2 10 6 9 0 12 11 7 13 15 1 3 14 5 2 8 4
3 3 15 0 6 10 1 13 8 9 4 5 11 12 7 2 14
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0 1 2 3 4 5
S-Box 5
6 7 8 9 10 11 12 13 14 15
0 2 12 4 1 7 10 11 6 8 5 3 15 13 0 14 9
1 14 11 2 12 4 7 13 1 5 0 15 10 3 9 8 6
2 4 2 1 11 10 13 7 8 15 9 12 5 6 3 0 14
3 11 8 12 7 1 14 2 13 6 15 0 9 10 .4 5 3
0 1 2 3 4 5
S-Box 6
6 7 8 9 10 11 12 13 14 15
0 12 1 10 15 9 2 6 8 0 13 3 4 14 7 5 11
1 10 15 4 2 7 12 9 5 6 1 13 14 0 11 3 8
2 9 14 15 5 2 8 12 3 7 0 4 10 1 13 11 6
3 4 3 2 12 9 5 15 10 11 14 1 7 6 0 8 13




7 8 9 10 11 12 13 14 15
0 4 11 2 14 15 0 8 13 3 12 9 7 5 10 6 1
1 13 0 11 7 4 9 1 10 14 3 5 12 2 15 8 6
2 1 4 11 13 12 3 7 14 10 15 6 8 0 5 9 2
3 6 11 13 8 1 4 10 7 9 5 0 15 14 2 3 12





' 8 9 10 11 12 13 14 15
0 13 2 8 4 6 15 11 1 10 9 3 14 5 0 12 7
1 1 15 13 8 10 3 7 4 12 5 6 11 0 14 9 2
2 7 11 4 1 9 12 14 2 0 6 10 13 15 3 5 8
3 2 1 14 7 4 10 8 13 15 12 9 0 3 5 6 11
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Appendix B: VHDL Code
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Project Tom Oelke 's Thesis
File name deskey_check.vhd





T. Oelke Rev. creation



































architecture deskey_check_struct of deskey_check ic


























in bit_vector(l to 8),
in bit_vector(l to 5);
in bit;
OUT bit_vector(l to 24);
OUT bit_vector(l to 64);




























OUT bit_vector(I to 56));
comparetext: in bit_vector ( 1 ti
in bit_vector(l tc:i 56);
in bit_vecti:)r (1 ti:> 3 ) ;
in bit;
out bit,-




port, map (data_in, addr_in, write, keyspace, plaintext, comparetext);
CORE : dk_core
port map (elk, key, plaintext, ciphertext, key_c_out)
KEYGEN dk_keygen
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port map (keyspace, elk, reset, done, key);
BACKEND dk_backend
port map (ciphertext, comparetext, key_c_out,
addr_in(3 to 5) , reset, key_fnd, key_out)
end deskey_check_struct
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Project . Tom Oelke' s Thesis
File name . deskey_core.vhd

























architecture dk_core_struct of dk_core is
signal ptext_perm bit_vector(l to 64)
ignal data_outl bit_vector ( 1 to 64) ;
ignal data_out2 bit_vector ( 1 to 64) ,
ignal data_out3 bit_vector (1 to 64) ;
ignal data_out4 bit_vector ( 1 to 64) ;
ignal data_out5 bit_vector ( 1 to 64) ;
ignal data_out6 bit_vector ( 1 to 64) ;
ignal data_out.7 bit_vector (1 to 64) ;
ignal data_out.8 bit_vector (1 to b4) ;
ignal data_out9 bit_vector ( 1 to 64)
ignal dat.a_out.10 bit_vector ( 1 to 64) ;
ignal data_ijutll bit_vector ( 1 to 64) ;
ignal data_outl2 bit_vector (1 til 64) ;
ignal data_outl3 bit_vector ( 1 to 64) ;
ignal data_outl4 bit_vector (1 to 64) ;
ignal data_outl5 bit_vector ( 1 to 64) ;
ignal data_outl6 bit_vector (1 to 64) ,
ignal key_out0 bit_vector ( 1 to 56) ;
ignal key_outl bit_vector (1 to 56) ;
ignal key_out2 bit_vector ( 1 to 56) ;
ignal key_out3 bit_vector ( 1 to 56) ;
ignal key_out4 bit_vector (1 to 56) ;
ignal key_out5 bit_vector ( 1 to 56) ;
ignal key_out.6 bit_vector (1 tri 56) ;
ignal key_out7 bit_vector (1 tn 56) ;
ignal key_out.8 bit_vector ( 1 to 56) ;
ignal key_out.9 bit_vector ( 1 to 5b) ;
ignal key_outlO bit_vector ( 1 to 56) ;
.ignal key_outll bit_vector (1 to 56) ;
.ignal key_outl2 bit_vect.i;ir (1 to 5b) ;
signal key_outl3 bit_vector (1 to 56) ;
signal key_outl4 bit_vector ( 1 to 56) ;
signal key_outl5 bit_vector ( 1 to 56) ;
signal key_outl6 bit_veetor (1 to 56) ;
signal subkeyl bit_vector (1 to 48) ;
signal subkey2 bit_vector ( 1 tl 1 48) ,
signal subkey 3 bit_vector (1 m 48) ,
signal subkey4 bit_vector (1 to 48) ;
signal subkey 5 bit_vector (1 to 48)
signal subkey 6 bit_vector (1 tn 48) ;
signal subkey7 bit_vector (1 to 48) ;
signal subkeyS bit_vector (1 to 48)
signal subkey9 bit_vector (1 to 48) ;
signal subkey10 bit_vector (1 to 48) ;
signal subkeyl 1 bit_vector(l t :i 48)
signal subkey12 bit_vector(l t .> 48)
signal subkey1.3 bit_vector(l t
:> 48)
signal subkeyl 4 bit_vector(l t -.i 48)
signal subkeyl 5 bit_vector(l t0 48)
signal subkeyl 6 bit_vector(l to 48)
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component dk_keyroundl
port (elk in bit;
key_in : in bit_vector(l to 56);
subkey : out bit_vector(l to 48);
key_out out bit_vector(l to 56));
end component ;
component dk_keyround2
port (elk in bit;
key_in in bit_vector(l to 56);
subkey out bit_vector(l to 48);
key_out : out bit_vector(l to 56)),-
end component ;
component dk_round
port ( elk bit;
data_in in bit_vector(l to 64);
subkey in bit_vector(l to 48);




input in bit_vector(l to 56);




input in bit_vector(l to 56);




input in bit_vector(l to 64);




input in bit_vector(l to 64);
output out bit_vector(l to 64));
end component
begin
-- each of the rounds for generating the subkeys.
keyrl dk_keyroundl
i:iort map (elk, key_outO, subkeyl, key_outl);
keyr2 : dk_keyroundl
port map (elk, key_outl, subkey2, key_out2);
keyr.3 : dk_keyround2
port map (elk, key_out2, subkey3, key_out.3);
keyr4 dk_keyround2
port map (elk, key_out3, subkey4, key_out4);
keyr5 dk_keyround2
port map (elk, key_out4, subkey5, key_out5);
keyr6 dk_keyround2
port map (elk, key_out5, subkey6, key_out6);
keyr7 dk_keyn:mnd2
port, map (elk, key_out.6, subkey7 , key_out7);
keyr8 dk_keyround2
port map (elk, key_out7, subkey8, key_out.8);
keyr9 dk_keyroundl
port main (elk, key_out8, su):ikey9, key_out.9);
keyrlO : dk_keyround2
port map (elk, key_out9, subkeylO, key_outlO),
keyrll : dk_keyround2
port map (elk, key_outlO, subkeyll, key_outll);
keyrl 2 : dk_keyround2
port map (elk, key_outll, subkeyl2, key_outl2);
keyrl3 : dk_keyround2
port map (elk, key_outl2, subkeyl3, key_outl3);
keyrl4 : dk_keyround2
port map (elk, key_outl3, subkeyl4, key_outl4);
50
keyrl 5 : dk_keyround2
port map (elk, key_outl4, subkeyl5, key_outl5);
keyrl6 : dk_keyroundl
port map (elk, key_outl5, subkey!6, key_outl6)
-- each of the rounds for doing the encryption.
roundl - dk_round
port map (elk, ptext_perm, subkeyl, data_outl) ;
:>und2 dk_round
port map (elk, data_outl, subkey2, data_out2);
:>und3 : dk_round
port map (elk, data_out2 , subkey3, data_out3);
:>und4 : dk_round
port map (elk, data_out3, subkey4, data_out4);
>und5 dk_round
port map (elk, data_out.4, subkey5, data_out5);
>und6 dk_round
port map (elk, data_out5, subkey6, data_out6);
:mnd7 : dk_round
port map (elk, data_out.6, subkey?, data_out.7 ) ;
;aind8 : dk_round
port map (elk, data_out7 , subkey8, data_out8);
iund9 dk_round
port map (elk, data_out8, subkey9, data_out9);
:mndlO dk_round
port map (elk, data_out9, subkeylO, data_outlO)
nundll: dk_round
port map (elk, data_outlO, subkeyll, data_outll)
mndl2 dk_round
port map (elk, data_outll, subkeyl2, data_outl2)
Hindi 3 dk_round
port map (elk, data_outl2, subkeyl3, data_out,13)
>undl4 dk_round
port map (elk, data_outl3, subkeyl4, data_outl4)
iundl5 dk_round
port, map (elk, dat.a_out.14, subkeyl5, data_outl?)
>undl6 dk_round
port map (elk, data_outl5, subkeyl6, data_outl6)
-- initial permutation of data (before any rounds)
initperm dk_dataip
port map (ptext, ptext_perm) ;
-- Final permutation of data (after all rounds )_
finalperm dk_datafp
port, map (data_outl6, ctext)
-- initial permutation of key (before any rounds)
keyip dk_keyip
port map (key, key_outO);
-- final permutation of key (after all rounds)
keyfp dk_keyfp
port map (key_outl6, key_out);
end dk_core_struct ;
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bit_vector (1 to 3)
bi t ;
out bit;







architecture dk_backend_beh of dk_backend is
signal save_key bit_vector (1 to 56),-
):iegin
compareresult process (ciphertext, comparetext, reset)
begin
if ( reset = ' 1 ' ) then
key_fnd = ' 0 ' ;
elsif (ciphertext comparetext) then
-- we have a match!
-- save this key, so we can output it.
save_key -.= key_in;




outputresult - process (addr, save_key )
begin
-- output a section of the saved key
-- based on the address ccming in.
case addr is
when "000" = - key_out - = save_key ( 1 to 8) ;
when "001" =- key_out - = save_key ( 9 to 16) ;
when
"010"
=- key_out = save_key ( 17 to 24) ,
when "011" =- key_out - save_key ( 25 to 32) ;
when
"100" key_out - = save_key (33 to 40) ;
when "101" = key_out = save_key (41 to 48) ;
when
"110"
- key_out save_key ( 4 9 to 5b) ;





Project Tom Oelke ' s Thesis
File name dk_f rontend. vhd
Title DES Key checking program/chip front end
Revisions
DateAuthor Revision Comments
4/10/97 T. Oelke Rev. 1 creation
entity dk_frontend is
port. (data: in bit_vector(l to 8) ;
addr: in bit_vector(l to 5);
write in bit;
keyspace: OUT bit_vector(l to 24)
ptext: OUT bit_vector(l to 64);
ctext: OUT bit_vector(l to 64)),-
begin
end dk_frontend;










= keyspace 1 to 8) = data
when "00001" = keyspace (9 to Lb) -:= data




when "01000" =. ctext (1 to 8) - = data
when
"01001"
= ctext (9 to 16) data
when "01010" = ctext (17 to 24) data
when
"01011" ctext (25 to 32) .- data
when "01100" = ctext (33 to 40) = data
when "01101" - ctext (41 to 48) - data
when "OHIO" = - ctext. (49 to 56) - = data
when
"01111"
= - ctext (57 to 64) = data
when
"10000" ptext. (1 to 8) - = data
when "10001" ptext (9 to 16) -.= data
when
"10010"
= - ptext (17 to 24) - = data
when
10011"
= - ptext (25 to 32) - = data
when
"10100"
= - ptext (33 to 40) -.= data
when
"10101"
=. - ptext (41 to 48) -: = data
when
"10110"
= - ptext (49 to 56) = data
when
"10111"
= - ptext (57 to 64) - = data




end dk f rontend_beh;
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File name dk_keygen. vhd
-- Title DES Key cheeking program/chip key generator-
Revisions :
DateAuthor Revision Comments
-- 4/10/97 T. Oelke Rev. 1 creation
entity dk_keygen is




key out. bit_vector(l to 56)),-
begin
end dk_keygen,-
architecture dk_keygen_beh of dk_keygen is
signal curkeyspace: ):iit_vector ( 1 to 24);
signal pgen : bit_vector(l to 32);
begin
loadkeyspace process (pgen, keyspace)
begin
-- Load the key space into the chip when we come back around to
-- the beginning.
-- !! May need to change to ANDs depending on how it synthesizes.
if (pgen = X'FFFFFFFF") then
curkeyspace -= keyspace;
done - = ' 1 ' :
else
done = ' 0 ' ;
end i f ;
end process loadkeyspace
genkey process (elk, reset)
begin
-- do the psuedo random generation thing.
if (elk 'event and elk = '1') then
pgen (2 to 32)-= pgen (1 to 31);
pgen(l) -= pgen(32) xor pgen (31) xor pgen(30) xor pgen(10);
end if;




end i f ;
end process genkey;
outputkey process (pgen, curkeyspace)
begin
keyd to 24) -= curkeyspace
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T. Oelke Rev. 1 creation
entity dk_dataip is





































































'ated code by dataipgen.pl {
: input (58) ;
: input (50) ;
: input (42)
; input ( 34) ;
: input (26 ) ;
: input (18)
: input (10) ;
: input (2) ;





















































































output. (53) -= input (29)
output (54) -= input. (21)
ou tput ( 5 5 ) - = input ( 1 3 )
output (56) = input (5);
output (57) = input. (63)
output (58) -.= input (55)
output (59) = input (47)
output (60) -..= input (39)
output (61) -,= input. (31)
output (62) -:= input (23)
output (63) - = input (15)
output (64) -= input (7);
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bit_vector(l to 64) )
end dk_datafp;




-- Final pe'rmutation of data
-- This also d :ies the 'uncrossing'
f inalpermute process (input.)
begin
-- autogene rated code by data fpgen. Pi
output (I) = input ( 8 ) ;
output (2 ) = input (40) ;
output (3) = input ( 16 ) ;
output (4 ) = input (48) ;
output (5) = input. (24)
output ( 6) = input (56) ;
output (7) = input ( 32 )
output (8) = input. ( 64 )
output (9) = input (7) ;
output (10) - = input (39)
output (11 ) - = input (15)
output (12) - = input. (47 )
output. (13) -= input (23)
output (14) -.= input (55)
output (15) - = input. ( 31 )
output (16) - = input ( 63 )
output (17) -.= input ( 6 ) ;
output (18) - = input (38)
output (19) - = input. ( 14 )
output (20) -:= input (46)
ou tpu t ( 2 1 ) - = input (22 )
output (22) - = input ( 54 )
output. (23) = input (30)
mitput (24) input ( 62 )
output (25) - = input. (5)
output (26) input (37)
ou tpu t ( 2 7 ) - = input (13)
output (28) - = input (45)
output. (29) :.- input (21)
output (30) - = input. (53)
output. (31) - = input (29)
output (32) - = input. ( 61 )
output (33) .= input (4 ) ;
output (34 ) -.= input (3b)
output (35) = input (12)
output (36) - = input (44 )
output (37) -.= input (20)
output. (38) = input (52)
output (39) = input (28)
output (40) = input (60)
output (41) = input. (3) ;
output (42) - = input (35)
output. (43) = input (11)
output (44) - = input (43)
output (45) - = input (19)
output (46) -.= input. (51)
output (47) -.= input (27)
output (48) - = input (59)
output (49) - = input (2) ;
output (50) - = input (34) ;
output (51) - = input (10)
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output ( 52 ) .= input ( 42 )
output (53) input (18)
output (54) .= input (50)
output (55) .= input (26)
output. (56) := input (58)
output. (57) = input (1 ) ;
output (58) = input (33 ) ;
output. (59) = input ( 9 ) ;
output (60) : = input (41)
output ( 61 ) .= input (17)
output (62) .= input (49)
output (63) .= input (25)
output (64) = input. (57)
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File name dk_keyip.vhd
Title DES Key checking program/chip encryption core
Revisions
DateAuthor Revision Comments
5/18/97 T. Oelke Rev. 1 creation
entity dk_keyip is
port (input in bit_vector(l to 56);
output. out bit_vector(l to 56)),-
begin
end dk_keyip;














































































































e does the initial permutation of the key.
process (input)
ated code by keyinitpermute.pl {
input (50)
input ( 43 ) ;
input ( 36) ;
: input (29) ;
: input (22 ) ;
: input (15)
; input ( 8) ;
; input ( 1 ) ;































































































input ( 4 ) ;
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architecture dk_keyfp_beh of dk_keyfp is
begin
-- keyfp does the final permutation o
-- Essentially an undoing of the initia
keyfp process (input)
begin
-- autogenerated code by keyfp.pl {
output (50) -= input. (1);
output (43 ) input. ( 2 )
output (36) input ( 3 )
output (29) - = input (4) ;
output (22) -= input. (5),
output. (15) --= input (6);
output (8) = input (7) ;
output (1) -= input (8);
output (51) = input ( 9 ) ;
output (44) = input (10)
output (37) .= input (11)
output (30) = input (12)
output (23) = input. (13) ;
output (16) = input (14) ,
i mtput ( 9 ) - '= input (15) ;
mit-put (2) -= input. (16);
ou tput ( 52 ) - = inpu t ( 1 7 )
output (45) = input (18)
output (38) = input (19)
output (31) = input. (20)
output (24) = input (21)
ou tput ( 1 7 ) input ( 2 2 )
output (10) input (23)
output (3) - input (24)
output ( 53 ) .= input (25)
output (46) = input (26)
output (39) = input (27)
output (32) = input (28)
output (56) = input (29)
output (49) = input (30)
output (42) = input (31)
output. (35) = input. (32)
output (28) = input (33)
i aitput (21 ) = input (34)
output (14) = input (35)
output (7) -= input (36);
ou tput ( 5 5 ) - = inpu t ( 3 7 )
output (48) = input. (38)
output (41) - = input (39)
output. (34) - = input. (40)
output (27) -.= input (41)
output (20) input (42)
output (13) = input (43)
output (6) -.= input (44) ;
ou tput ( 5 4 ) - = inpu t ( 4 5 )
output (47) -= input (46)
output (40) -.= input (47)
output (33) input. (48)
output. (26) - = input (49)
output. (19) = input (50)
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port, (elk in bit;
data_in in bit_vector(l to 64);
subkey . in bit_vector(l to 48);
data_out: out. bit_vector(l to 64));
begin
end dk_round,-
architecture dk_round_beh of dk_round is
component. dk_sboxl
port ( input bit_vect.or (1 to 6);
output out. bit_vector(l to 4 ) ) ;
end component ;
component dk_sbox2
i:iort ( input. bit_vector (1 to 6);
output. out bit_vector(l to 4));
end component ;
component dk_sbox3
port ( input bit_vector (1 to 6);
output out. bit_vector(l to 4));
end component ;
component dk_sbox4
port ( input. bit_vector (1 to 6);
output out bit_vector (1 to 4)),-
end component;
component dk_sbox5
port ( input bit_vector (1 to 6);
output out. bit_veetor(l to 4));
end component
component dk_sbox6
port ( input bit_vector (1 to 6);
output out bit_vector(l to 4));
end component ;
component dk_sbox7
port. ( input bit_vector (1 to 6) ;
output out bit_vector (1 to 4));
end component;
component dk_sbox8
port ( input bit_vector (1 to 6);
output out bit_vector(l to 4 ) ) ;
end component
signal sbox_in bit_vector (1 to 48);
signal sbox_out bit_vector (1 to 32);
begin
SI dk_sboxl
port map (sbox_in( 1 to 6), sbox_out( 1
S2 dk_sbox2
port map (sbox_in( 7 to 12), sbox_out ( 5
S3 dk_sbox3
port map (sbox_in(13 to 18), sbox_out ( 9
S4 dk_sbox4
port map (sbox_in(19 to 24), sbox_out (13
S5 dk_sbox5
port map (sbox_in(25 to 30), sbox_out(17
S6 dk_sbox6
port map (sbox_in(31 to 3b), sbox_out(21
S7 dk_sbox7
port map (sbox_in(37 to 42), sbox_out(25
S8 dk_sbox8
port, map (sbox_in(43 to 48), sbox_out(29




















































































































































































































































































































process (data_in, sbox_out, elk)





















































































data_in ( 3 )
data_in(4)
data_in( 5)











data_in ( 17 )
64
data. (50) -'= sbox_ out (8) xor data._in(18)
data. (51) -.= sbox_ out (24) xor data..in (19)
data. (52) := sbox. out (14) xor data..in (20)
data. (53) = sbox..out(32) xor data..in (21)
data. (54) - = sbox out (27) xor data._in(22)
data. (55) -.= sbox..out(3) xor data._in(23)
data..out(56) -.= sbox..out(9) xor data._in(24)
data. (57) = sbox..out(19) xor data..in (25)
data. (58) - = sbox..out(13) xor data..in (26)
data..out(59) .= sbox .out(30) xor data. (27)
data..out(60) sbox .out(6) xor data..in (28)
data. (61) - = sbox..out(22) xor data._in(29)
data. (62) - = sbox..out(11) xor data. in(30)
data..out(63) - = sbox..out(4) xor data. (31)
data .out(64) - = sbox..out(25) xor data. (32)
)
if;
end aut< generated code
end
end process calc_output ;
-- new left side (bits 1-32) becomes old right, hand side (bits 33-64)
left_right_trans process (elk)
begin
if (elk = ' 1' and elk 'event) then
data_out(l to 32) .= data_in (33 to 64);
end i f ;
end process lef t_right_trans;
end dk round_beh;
65
Project Tom Oelke 's Thesis
File name - dk_keyroundl.vhd
Title DES Key checking program/chip
Rotates only 1 bit for key.





T. Oelke Rev. creation
entity dk_keyroundl is
port (elk : in bit;
key_in in bit_vector(l to 56);
subkey out bit_vector(l to 48);
key_out out bit_vector(l to 56));
begin
end dk_keyroundl ;
architecture dk_keyroundl_beh of dk_keyroundl is







































































































d permute the bits to be used for the subkey
ated by subkeygen.pl {
key_out_tmp( 14) ;
key_out_tmp ( 17 )
key_out_tmp ( 11 )
key_out_tmp ( 24 )
key_out_tmp ( 1 )
key_out_tmp ( 5 )
key_out_tmp ( 3 ) ;
key_out_tmp (28);





















































































subkey (48) -= key_out_tmp (32 )




-- rotate 1 left of each of the halves (28 bits) of the key
key_out_tmp(l to 27) -.= key_in (2 to 28);
key_out_t.mp(28) -= key_in (1);
key_out_tmp(29 to 55) -:= key_in (30 to 56);
key_out_tmp ( 56) -= key_in (29);
end process producekey;
latchkey process (elk, key_out_tmp)
begin
-- latch the new key on the output.
if (elk = '1' and elk 'event) then
key_out - = key_out_tmp;





Project : Tom Oelke 's Thesis
File name . dk_keyround2 .vhd
Title DES Key checking program/chip
Rotates 2 bits on key





T. Oelke Rev. 1 creation
entity dk_keyround2 is
port (elk in bit;
key_in in bit_vector(l to 56);
subkey out bit_vector(l to 48);
key_out out. bit_vector(l to 56));
begin
end dk_keyround2
architecture dk_keyround2_beh of dk_keyround2 i;






















































ct and permute the bits to be used for the subkey















































key_out_tmp ( 14 )
key_out_tmp ( 17 )
key_out_tmp ( 11 )
= key_out_tmp(24)
:= key_out_tmp(l)
-.= key_out_tmp ( 5 ) ;
.= key_out_tmp (3 ) ;
.= key_out_tmp(28)














































































subkey (48) - = key_out_tmp (32);
-- } end autogenerated code
end process subkeygen;
producekey . process (key_in)
begin
rotate 2 left of each of the halves (28 bits) of the key.
key_out_tmp ( 1 to 26) -.= key_in (3 to 2 8);
key_out_tmp(27 to 28) -= key_in (1 to 2 ) ;
key_out_tmp(29 to 54) -= key_in (31 to 56);
key_out_tmp(55 to 56) = key_in (29 to 30);
end process producekey ;
latchkey process (elk, key_out._tmp)
begin
-- latch the new key on the output.
if (elk _ '1' and elk 'event) then
key_out - = key_out_tmp,-
end i f





Tom Oelke 's Thesir
dk sboxl.vhd
Revisions
Date Author Revision Comments
Sat May 10 21:53:05 EDT 1997 Tom Oelke Auto generated by sboxgen.pl
entity dk_sboxl is
port, (input in bit_vector ( 1 to 6);
output out. bit_vector(l to 41);
begin
end dk_sboxl;
architecture dk_sboxl_beh of dk_sboxl is
begin






= - output -
when 000001" = ' output
when
"000010" output






























































































































= - ooutput -
when
"110010-










































































=' output = '0011
= ' output -. = "0111
=' output = '1110
='- output. - = "0011
=' output - = "1010
= - output - == "1010
= output == '0000
= - output - = "0101
= - output - = "0110"
=" output -.= "0000"









Sat. May 10 21:53:05
Revision Comments
EDT 1997 Tom Oelke Auto generated by 3boxgen.pl
entity dk_sbox2 is
port (input in bit_vector(l to 6);
output. .. out. bit_vector(l to 4));
begin
end dk_sbox2 ;
architecture dk_s :iox2_beh of dk_sbox* i s
begin










when "000010" = output - -= "0001";
when 000011" output -= "1101";
when
000100' -.- output = "1000";
when
000101"










= output = 0110";
when "001001" = output - = "1111";
when
001010"
=-. output .= "1011";
when
"001011"
= output := "0010":






























=. output ; = "0010";
when














= ou tpu t = "0110";
when





= output = "1001";
when
"011100"






= output = "1010";
when
"011111"
= output - = "0101";
when
"100000"
= output = "0000";
when
"100001"
= ou tpu t - = "1101";
when
"100010"
= - output .= "1110";
when
"100011"
= - output. .= "1000";
when
"100100" output - = "0111";
when
"100101" output. - = "1010";
when























"101101" output = "0100";
when
"101110" = - output "0001";
when
"101111"
= output. - = "0010";
when
110000"
= - output = "0101";
when
"110001"
= - output = "1011";
when
"110010"
= - output "1000",
when
110011"
= - output - =
"0110"
72
when "110100- = output = 1100
when 110101- = output = "0111
when 110110- =: output -= "0110
when "110111" output .= "1100
when 111000" = :. output = -1001
when "111001" = - output. = "0000
when 111010" = output .= "0011
when "111011" = output = "0101
when "111100" = output. ..= "0010
when "111101" output = "1110
when "111110" = output . = 1111
when "111111" output. = "1001







Tom Oelke 's Thesis
dk sbox3.vhd
Revisions :
Date Author Revision Comments



















= - output = "1010
when "000001" = - output ..= "1101




when "000100" = output = "1001
when "000101" = output = "0000
when
"000110"









. output .= "0011
when
"001010"
=. output = "0011
when
"001011"
= ou tput .= "0100
when
"001100" - ; ou tput := "1111
when
"001101"








= output. = "1010
when
"010000"
_ output = "0001
when
"010001"
= output .= "0010
when
"010010"
= (output -;= "1101
when
"010011"
= output - = "1000
when
010100"
= output - = "1100
when
"010101"
= output - = "0101
when
"010110"
= output - = "0111
when
"010111"






= output -.= "1100
when
"011010"
= output = "0100
when
"011011"
= ou tpu t "1011
when
011100"








_ ou tpu t - = "0001
when
"100000"











= ou tpu t - = "0100
when
"100101" output - "1101
when
"100110" ou tpu t "1001
when
"100111" (Output - = "0000
when
"101000" output. -.= "1000
when
"101001"











= output -.= "1000
when
"101110"
= - output - = "0000
when
"101111" = output. - = "0111
when
"110000"
= - output. "1011
when
"110001"
= output - = "0100
when
"110010"
= - (output = "0001
when
"110011"
= - output - = "1111
74
when 110100- = output. 0010
when 110101- =: output --= "1110
when 110110" = output . = "1100
when 110111" = output <= 0011
when 111000" = ^ output - = 0101
when "111001" =. output = 1011
when 111010" = . output := 1010
when 111011- = output 0101
when "111100" = output = "1110
when "111101" = output - = "0010
when "111110" = output - = "0111
when 111111- = - (output 1100







Tom Oelke 's Thesis
dk sbox4.vhd
Revisions
Date Author Revision Comments
Sat May 10 21:53:06 EDT 1997 Tom Oelke Auto generated by sboxgen.pl
entity dk_sbox4 is
port ( input in bit..vector(1 tc > 6 ;
(output out. bit..vector(1 t( > 4) ) ;
begin
end dk_sbox4
architecture dk_s oox4_beh of dk_sbox^ i
begin











when ooooio- = - output - =
"1101"
when 000011' = output - .=
"1000"
when 000100" = output - =
1110"
when -000101- = - (output - .=
"1011"
















































































































































































when 110100" = output = "0011
when
"110101-
= output = "0101
when
HOllO"
= output = "1110
when "HOlll" =. output = "1011
when "111000- - output = 0101
when 111001- = output :- 1100
when 111010- = output 0 0010
when 111011" = output .= "0111




when "111110" = output .= "0100
when "111111" = output. = "1110







Tom Oelke 's Thesis
dk sbox5.vhd
Revisions :
Date Author Revision Comments
Sat. May 10 21:53:06 EDT 1997 Tom Oelke Auto generated by sboxgen.pl
entity dk_sbox5 is
port, (input in bit_vector(l to 6);
output : out bit_vector(l to 4));
begin
end dk_sbox5 ;
architecture dk_sbox5_beh of dk_sbox5 is
begin






























= - ou tpu t = "0001"















































































































































































=;- output. .= "1100
when
110101"
=: output = oooo
when
"110110"
= - output = 0101
when
"110111"
= - output .= 1001
when "111000" = (output = 0110
when "111001" = output = 1010
when "111010" (output = "0011
when "111011" = - output = 0100
when "111100" = output - "0000
when "111101" output - "0101
when "111110" = - output - "1110
when "111111- output = "0011















port, (input. in )oit_vector ( 1 to 6);
output out bit_vector (1 to 4));
begin
end dk_sbox6;
architecture dk_sbox6_beh of dk_sbox6 is
loegin










= (output - =
"1010"




= - ou tpu t "1111"
when
"000100"



















































































































































= - output =
"1000"
when


















= - output - =
"1010"
when






























- output. -:= "0100

















Tom Oelke ' s Thesis
dk_sbox7 . vhd
Revisions
[)ate Author Revision Comments
Sat May 10 21:53:07 EDT 1997 Tom Oelke Auto generated by 3boxgen.pl
entity dk_sbox7 is
port, (input in bit_vector(l to 6);
(output out bit_vector(l to 4))
begin
end dk_sbox7 ;





case inpu ". is
when
'000000"
= output - = "0100";
when
"000001"
= (output = "1101";
when
"000010"
= - output "1011";
when
000011" output -- = "0000";
when
"000100"
- output - = "0010";
when
000101"
= - output - = "1011":
when
"000110"
= - output - = "1110";
when
"000111"
= - output - = "0111";
when
"001000"
= (output - = 1111";
when
"001001"
= - output - = 0100";
when
"001010"
= output - = "0000";
when
"001011"
= - output = "1001";
when






= - (output = "1101";
when





= - output .-. "0011";
when
010001-






= output = "0011";
when
010100"
= output. - = "1001";
when
010101"
= output = "0101";
when
010110"
(Output - = "0111";
when
"010111"
- (output ,= "1100";
when
"011000"
= output. - = "0101";
when
011001"
= output - = "0010":
when
"011010"
= (output - .= "1010":
when
"011011"
- output = "1111";
when
"011100" - output. "0110";
when
"011101"
= output = "1000";
when
"011110"
= output _ "0001";
when
"011111"
= ou tpu t. = "0110":
when
"100000"
= output = "0001":
when
"100001"
= ou tpu t = "0110";
when
"100010"
= (Output = "0100";
when
"100011"
= output. = "1011";
when
"100100"
- output = "1011";
when
"100101"
-. ou tpu t = "1101";
when
100110"
-. (OUtpUt ._ "1101":
when
"100111"
-. output. = "1000":
when
"101000*





= - (output = "0011";
when
"101011"
= output = "0100";
when
"101100" = output. "0111";
when
"101101"
= - output = "1010";
when
101110"
= - output = 1110";
when
"101111" output = "0111";
when
"110000"
= - (output = "1010";
when
"110001" = - output = "1001";
when










=. output = "0000
when 110110- = output .= "1000
when 110111- = output -.= 1111
when 111000" = output ^ = oooo




when "111011" = : output = 0010
when "111100" = output = "1001
when "111101" = output. = "0011
when "111110" = output = "0010
when "111111" = output : = "1100







Tom Oelke' s Thesis
dk_sbox8.vhd
Revisions :
Date Author Revision Comments
Sat May 10 21:53:08 EDT 1997 Tom Oelke Auto generated by sboxgen.pl
entity dk_sbox8 is
port (input in bit_vector(l to 6);
output out bit._vec.tor (1 to 4))
loegin
end dk_sbox8;








= output. - = "1101";
when
"000001"
= - output - = "0001";
when
"000010"
= - output - = "0010";
when
000011"






= - output. - = "1101";
when
"000110"
= - output - = "0100";
when
"000111" output - = "1000";
when
001000"
= output .= "0110";
when
"001001"
(output - = "1010";
when
"001010"
= output. = "1111";
when
"001011"
= (output -= "0011";
when
"001100"
= output - .= "1011";
when
"001101"
= output - = "0111";
when
001110"






= ou tpu t - = "1010";
when
010001"
= output = "1100";
when
"010010"
= (output = "1001";
when
010011"
_ toll tpu t "0101":
when
010100'
= output = 0011";
when
010101"
= output = "0110";
when
"010110"
= output = "1110";
when
"010111"
= output = "1011";
when
011000"
= output = "0101":
when
"011001"
= ou tpu t = "0000";
when
"011010"
= (output = "0000";
when
011011" output = "1110";
when
"011100"














= output = "0010";
when
"100010-
= - output = "1011";
when
100011"
= - output = "0001";
when
100100"
= - (output = "0100";
when
"100101"
= (output = "1110";
when
100110"
= output. = "0001";
when
100111"
= - (output = "0111":
when
"101000" = - output = "1001":
when








= - (output - = "1110";
when
"101101"





= - output. = "0010";
when
"101111"
= - (OUtpUt . = "1101";
when




"110001" = - (OUtpUt = "1111";
when
"110010" = - output . = "0110";
when
"110011" = - (output = "1100-;
84
when 110100" =: output .= "1010
when
"110101"
= output = "1001
when "110110" = - output = "1101
when "110111" => output = "0000
when 111000" =:. output .= "1111
when "111001" ='. output = "0011
when "111010" = output = "0011
when 111011" = output = "0101
when "111100" = output = "0101
when "111101" = - output = "0110
when 111110" _ (OUtpUt .= "1000
when "111111" = output _ "1011










5/20/97 T. Oelke Rev. 1 creation
entity test_keycheck is
generic ( q_size integer := 8
d_size integer := 4 ) ;
end test_keycheck;





signal data_in bit_vector (1 to 8);
signal write bit;
signal addr_in bit_vector ( 1 to 5);
signal key_out bit_ve.ct.or (1 to 28);
component deskey_check










iou t bi t ;
in bit_vector(l to 8);
in bit;
in bit_vector(l to 5);




port map (elk, key_fnd, done, data_in,














addr_in -= "00000"; -- keyspace (1 to 8) -= data;
data_in -= "00000111";
write =
' 1 ' ;
wait for 2 ns;
write =
' 0 ' ;
wait for 2 ns;
addr_in = "00001"; -- keyspace (9 to 16) - data;
data_in '= "00001111";
write =
' 1 ' ;
wait for 2 ns;
write -.=
' 0 ' ;
wait for 2 ns;
addr_in -= "00010"; -- keyspace (17 to 24) -= data;
data_in -= "00010111";
write -.=
' 1 ' ;
wait for 2 ns;
write - =
' 0 ' ;
wait, for 2 ns;
86
addr_in -.= "01000-; -- ctext (1 to 8) -= data;
data_in := '01000111 :
write = ' 1 ' ;
wait for 2 ns;
write --= ' 0 '
wait for 2 ns,-
addr_in -= "01001"; -- ctext. (9 to 16) -= data;
data_in - = 01001111" :
write = ' 1 '
wait for 2 ns;
write - = ' 0 ' ;
wait for 2 ns;
addr_in -= "01010"; ctext (17 to 24) = data;
data_in -= "01010111";
write = 1 ' ;
wait for 2 ns;
write -.= ' 0 '
wait, for 2 ns;
addr_in -= "01011"; -- ctext. (25 to 32) = data;
data_in '01011111";
write - = ' 1 ' ;
wait for 2 ns;
write - = ' 0 ' :
wait, for 2 ns;
addr_in = "01100"; -- ctext (33 to 40) -.= data;
data_in - = "01100111":
write - = ' 1 ' :
wait for 2 ns;
write -;= ' 0 '
wait for 2 ns;
addr_in -.= "01101"; -- ctext. (41 to 48) -= data;
data_in "01101111":
write -=
' 1 ' :
wait for 2 ns;
write - =
' 0 '
wait for 2 ns;
addr_in -:= "OHIO"; -- ctext (49 to 56) data;
data_in -.= "01110111" :
write - =
' 1 ' :
wait for 2 ns,-
write -.=
' 0 ' ;
wait for 2 ns;




' 1 ' ;
wait, for 2 ns;
write - =
' 0 ' ;
wait for 2 ns;
addr_in - "10000"; -- ptext (1 to. 8) = data;
data_in = "10000111":
write =
' 1 ' ;
wait for 2 ns;
write - =
' 0 ' ;
wait for 2 ns;
addr_in -= -10001"; -- ptext (9 to 16) -= data;
data_in - = "10001111";
write -:=
' 1 ' ;
wait for 2 ns;
write - =
' 0 ' ;
wait for 2 ns;
addr_in -= "10010"; ptext. (17 to 24)
data,-
data_in - = "10010111";
write - =
' 1 ' ;
wait, for 2 ns;
87
write -= ' 0 ' ;
wait for 2 ns;
addr_in -.= "10011-; -- ptext (25 to 32) = data;
data_in -;= " 10011111 " ;
write -.= ' 1 ' ;
wait for 2 ns;
write -= ' 0 ' ;
wait, for 2 ns;
addr_in -= "10100'; -- ptext. (33 too 40) -= data;
data_in - = "10100111";
write -:= ' 1 '
wait, for 2 ns,-
write ;- ' 0 '
wait for 2 ns;
addr_in -.= "10101"; -- ptext. (41 to 48) -.= data;
data_in -- = "10101111";
write --= ' 1 ' ;
wait for 2 ns,-
write - = ' 0 ' ;
wait, for 2 ns,-
addr_in -.= "10110"; -- ptext (49 to 56) .= data;
data_in := "10110111";
write - .= ' 1 ' ;
wait for 2 ns;
write -:= ' 0 '
wait for 2 ns;
addr_in := "10111"; -- ptext. (57 to 64) -= data,-
data_in - = 10111111- :
write - = ' 1 ' ;
wait for 2 ns;
write -.= ' 0 '
wait for 2 ns;
reset -.= ' 1 ' ;
data_in -= "11111111" :
wait for 2 0 ns;












test the VHDL model for the
test_backend. vhd

















































port map (ciphertext, comparetext, key_in,












































' 1 ' ) ;
addr - = "000;
wait for 5 ns;
assert (key_out
addr -= "001";
wait for 5 ns;
assert. (key_out
addr -:= "010",-
wait for 5 ns;
assert (key_out
addr - "011";








wait for 5 ns;
assert (key_out "11111000");
addr -.:= "101" ;
wait for 5 ns,-
assert (key_out "11010000"),-
addr = "110"
wait for 5 ns,-
assert (key_out = "10110000"),-
reset -.= ' 0 ' ;
wait, for 5 ns,-










5/20/97 T. Oelke Rev. 1 creation
entity test_f rontend is
generic ( q_size integer := 8;
d_size integer := 4);
end test_f rontend;
architecture test_f rontend_beh of test_f rontend is
signal data_in bit_vect.or (1 to 8);
signal addr_in bit_vector (1 too 5);
signal write bit;
signal key_space bit_vector(l to") 24);
signal ptext. bit_vector(l to 64);
signal ctext bit_vector ( 1 to 64);
component dk_frontend
port (
data in bit_vector(l to 8),
addr in bit_vector(l to 5);
write in bit;
keyspace out bit_vector(l to 2 4);
ptext out bit_vector(l to 64);




port map (data_in, addr_in, write, key_space, ptext, ctext)
loader process
begin
addr_in -:= "00000"; -- keyspace (1 to 8) -= data;
data_in = "00000111";
write = ' 1 ' ;
wait frjr 2 ns,-
write - = ' 0 '
wait, for 2 ns;
assert (key_space(l to 8) "00000111")
report "keyspace 1 to 8 is incorrect!"
severity
warning,-
addr_in -= "00001"; -- keyspace (9 to 16) = data;
data_in - = "00001111" ;
write -
' 1 ' ;
wait for 2 ns;
write - =
' 0 ' :
wait for 2 ns;
assert (key_space(9 to 16) "00001111")
report "keyspace 9 to lb is
incorrect!"
severity warning;
addr_in <= "00010"; -- keyspace (17 to 24) -= data;
data_in - = "00010111";
write =
' 1 ' ;
wait for 2 ns;
write -:=
' 0 ' ;
wait for 2 ns;
assert. ( key_space ( 17 to 24) "00010111")
report "keyspace 17 too 24 is
incorrect!"
severity warning;
addr_in -:= "01000"; -- ctext (1 to 8) := data;
data_in -.= "01000111";
write -.=
' 1 ' ;
91
wait, for 2 ns;
write -=
' 0 '
wait for 2 ns;
assert (ctextd to 8) "01000111')
report "ctext 1 to 8 is incorrect!"
severity warning;
addr_in -= "01001"; ctext (9 to 16) -;= data;
data_in = "01001111";
write <= ' 1 ' ;
wait for 2 ns,-
write - = ' 0 ' ;
wait for 2 ns;
assert (ctext(9 to 16) "01001111")
report "ctext 9 to 16 is incorrect!"
severity warning ;
addr_in -= "01010"; -- ctext (17 too 24) = data;
data_in - = "01010111";
write - = ' 1 ' ;
wait, for 2 ns;
write - = ' 0 ' ;
wait for 2 ns;
assert. (ctext(17 to 24) = "01010111")
report "ctext 17 to 24 is incorrect!"
severity warning,-
addr_in -.= "01011"; ctext (25 to 32) -= data;
data_in -,= "01011111";
write -= ' 1 ' :
wait for 2 ns;
write - = ' 0 ' ;
wait for 2 ns,-
assert (ctext (25 to 32) "01011111")
report, "ctext 25 to 32 is incorrect!"
severity warning ;
addr_in -;= "01100"; -- ctext (33 to 40) -= data;
data_in -.= "01100111";
write - = ' 1 '
wait for 2 ns;
write -= ' 0 ' ;
wait for 2 ns,-
assert (ctext(33 to 40) "01100111")
report "ctext 33 to 40 is incorrect!"
severity warning;
addr_in -= "01101"; -- ctext (41 to 48) -= data;
data_in - = "01101111" ;
write -=
' 1 ' ;
wait for 2 ns;
write --=
' 0 ' ;
wait, for 2 ns;
assert (ctext (41 to 48) "01101111")
report "ctext 41 to 48 is incorrect!"
severity warning;
addr_in -. "OHIO"; -- ctext (49 to 56) -= data;
data_in = "01110111";
write - =
' 1 ' ;
wait for 2 ns;
write -'= ' 0 '
wait for 2 ns;
assert (ctext(49 to 56) = "01110111")
report "ctext 49 to 56 is
incorrect!"
severity warning;
addr_in -= "01111"; -- ctext (57 to 64) -_ data;
data_in - = "01111111";
write -.=
' 1 ' ;




wait for 2 ns;
assert (ctext (57 to 64) "01111111")




addr_in = "10000"; ptext. (1 to 8) - = data
data_in - = "10000111";
write - = ' 1 ' ;
wait for 2 ns;
write -:= ' 0 '
wait for 2 ns;
assert (ptext (1 to 8) "10000111")
report "ptext 1 to 8 is incorrect!
severity warning;
addr_in = "10001"; -- ptext (9 to 16) --= data
data_in < = 10001111";
write -.= ' 1 ' ;
wait for 2 ns,-
write = ' 0 ' ,
wait for 2 ns;
assert (ptext (9 to 16) "10001111")
report "ptext. 9 too 16 is incorrect ! "
severity warning
addr_in -= "10010"; -- ptext. (17 to 24) -..= data
data_in - = "10010111"
write -:= ' 1 ' ;
wait for 2 ns;
write = ' 0 '
wait, for 2 ns;
assert (ptext(17 to 24) = "10010111")
report "ptext 17
severity warning;
addr_in := "10011"; ptext. (25 to 32) -= data;
data_in -:= "10011111";
write - = ' 1 :
wait for 2 ns;
write. -:= ' 0 ' :
wait for 2 ns;
assert. (ptext(25 to 32) = "10011111")
report "ptext 25 to 32 is incorrect!"
severity warning;
addr_in -.= "10100"; -- ptext (33 to 40) = data;
data_in -:= "10100111";
write -.= ' 1
wait for 2 ns;
write - = ' 0 '
wait for 2 ns,-
assert (ptext(33 to 40) = "10100111")
report "ptext. 33 too 40 is incorrect!"
severity warning ;
addr_in -= "10101"; -- ptext, (41 to 48) -.= data;
data_in -.= "10101111";
write =
' 1 ' ;
wait for 2 ns;
write -=
' 0 ' ;
wait for 2 ns;
assert (ptext (41 to 48) = "10101111")
report 'ptext 41 to 48 is incorrect!"
severity warning;
addr_in <.= "10110"; -- ptext. (49 to 56) -..= data;
data_in = "10110111";
write. =
' 1 ' ;
wait for 2 ns;
write -.=
' 0 ' ;
wait, for 2 ns;
assert. (ptext (49 to 56) "10110111")































Filename . test_core. vhd
Title test_core





T. Oelke Rev. 1 creation
entity test_core is
end test, core;











Constant num_clocks : integer := 10;
coonstant ptext_in bit_vectior (1 to 64) :
X " F6_7 0_3F_9F_3 0_F8_0B_D1 "
type cipher_t.est_vect is array (1 tc
type key_test_vect is array (1 to 10)


















10) of bit_vector (1 to 64)
of bit_vector (1 to 56);
(
coonstant key_vect : key_test_vect := (

















Constant cloekspeed time := 5 ns
component. dk_core
port (elk in bi t
key in bit_vector (1 t( . 56) ;
ptext in bit vector (1 t( i 64) ;
ctext out. bit vector (1 t( > 64) ;








' 0 ' ;
wait for clockspeed;
elk =







for i IN 1 to num_clocks loop
-- do the actual setting of input stuff.
key - = key_vect ( i ) ;
wait, for 2 * cloekspeed;
end loop;
wa i t
end process tester ;
result_verify process
begin
wait for lb * 2 * cloekspeed,-
for i IN 1 to num_clocks loop
-- do the actual testing of stuff...
assert ctext = ctxt_veet(i)
report "Ciphertext is incorrect!"
severity warning;
assert. key_out - key_vect(i)
report. "Key is incorrect coming out!
severity warning
wait for 2 * cloekspeed;
end loop;
wait.










T. Oelke Rev. 1 creation
entity t.est_keygen is
generic ( q_size integer := 8;
d_size integer := 4);
end test_keygen;
architecture test._keygen_beh of test_keygen is




signal key bit_vector(l to 56);
component. dk_keygen












port map (keyspace, elk, reset, dome, key) ;
clockgen process
begin
elk - = not elk;




keyspace ( 1 to . 8) _ X 9A"
keyspace ( 9 ti . 16) - = X BC"
keyspace (17 to . 24) - = X DE"
wait for 1 ns
reset - =
' 1 ' ;
wait for 1 ns
reset - =
























Figure C-l Full chip
99
Figure C-2 Front end before optimization
100
Figure C-3 Front end after optimization
(30 combinational area, 152 noncombinational area)
101
Figure C-4 Key generator before optimization
102
Figure C-5 Key generator after optimization









Figure C-6 Encryption core before optimization
104
Figure C-7 Encryption core after optimization
( 1 5424 combinational area, 1 920 noncombinational area)
(worst path timing: 55.57 ns)
105
Figure C-8 One round of encryption after
optimization
(782 combinational area, 64 noncombinational area)
(worst path timing: 44.71 ns)
106
Figure C-9 Back end before optimisation
107
Figure C-10 Back end after optimisation
(147 combinational area, 57 noncombinational area)
108
Appendix D:
Simulation Results for Encryption Core
109
ns delta elk ctext
0 + 0 0 0000000000000000
0 + 1 0 0000000000000000
r, + 1 1 0000000000000000
^ + 3 1 0404015555015455
10 + 1 0 0404015555015455
15 + 1 1 0404015555015455
15 + 3 1 4D5947BFBA56EDEE
20 + 1 0 4D5947BFBA56EDEE
2 5 + 1 1 4D5947BFBA56EDEE
2 5 + 3 1 CEF78B7E70BDDE99
30 + 1 0 CEF78B7E70BDDE99
35 + 1 1 CEF78B7E70BDDE99
35 + 3 1 99EF53E8E12EFD26
40 + 1 0 99EF53E8E12EFD26
45 + 1 1 99EF53E8E12EFD26
4 5 + 3 1 76CEA2D4960DAF49
50 + 1 0 76CEA2D4960DAF49
55 + 1 1 76CEA2D4960DAF49
55 + 3 1 FC8940FD685A5BD6
60 + 1 0 FC8940FD685A5BD6
65 + 1 1 FC8940FD685A5BD6
6 5 + 3 1 FC1691FFD1A0B3B8
70 + 1 0 FC1691FFD1A0B3B8
75 + 1 1 FC1691FFD1A0B3B8
75 + 3 1 AC3C22BAF7113361
80 + 1 0 AC3C22BAF7113361
85 + 1 1 AC3C22BAF7113361
85 + 3 1 18280474BB2223C2
90 + 1 0 18280474BB2223C2
95 + 1 1 18280474BB2223C2
95 + 3 1 740049A937411790
100 + 1 0 740049A937411790
105 + 1 1 740049A937411790
105 + 3 1 FC5193136FD37B74
110 + 1 0 FC5193136FD37B74
115 + 1 1 FC5193136FD37B74
115 + 3 1 BCF76622CFB2B2FC
120 + 1 0 BCF76622CFB2B2FC
12 5 + 1 1 BCF76622CFB2B2FC
12 5 + 3 1 3CEF9851DA2471AC
130 + 1 0 3CEF9851DA2471AC
135 + 1 1 3CEF9851DA2471AC
135 + 3 1 6C8B74B7A00CA21C
140 + 1 0 6C8B74B7A00CA21C
145 + 1 1 6C8B74B7A00CA21C
145 + 3 1 CC53AC7E40581179
150 + 1 0 CC53AC7E40581179
155 + 1 1 CC53AC7E40581179
155 + 3 1 200B5795A1B8F5C3
160 + 1 0 200B5795A1B8F5C3
165 + 1 1 200B5795A1B8F5C3
165 + 3 1 E7E44D99BO45E570
170 + 1 0 E7E44D99BD45E570
175 + 1 1 E7E44D99BD45E570
175 + 3 1 C6FDE330C0298372
180 + 1 0 C6FDE330C0298372
185 t-1 1 C6FDE330C0298372
185 + 3 1 250195B49AC8BFC6
190 + 1 0 250195B49AC8BFC6
195 + 1 1 250195B49AC8BFC6
195 + 3 1 7A22D281F9D9224A
200 + 1 0 7A22D281F9D9224A
205 + 1 1 7A22D281F9D9224A
205 + 3 1 89D9956DD27685C3
210 + 1 0 89D9956DD27685C3
215 + 1 1 89D9956DD27685C3
215 + 3 1 B227E7AF8ABECD5B
220 + 1 0 B227E7AF8ABECD5B
225 + 1 1 B227E7AF8ABECD5B
225 + 3 1 588DE922189A61CA
230 + 1 0 588DE922189A61CA
235 + 1 1 588DE922189A61CA
235 + 3 1 A2C883D423CCAFF5



































































































































































































































245 + 1 1 A2C883D423CCAFF5
245 + 3 1 90CA8E3900114E77
250 + 1 0 90CA8E3900114E77
255 + 1 1 90CA8E3900114E77
255 + 3 1 20F64C3A1E78FDB5
260 + 1 0 20F64C3A1E78FDB5
265 + 1 1 20F64C3A1E78FDB5
265 + 3 1 F680D19DB9A400BD
270 + 1 0 F680D19DB9A400BD
275 + 1 1 F680D19DB9A400BD
275 + 3 1 2D4299C81D30DFDA
280 + 1 0 2D4299C81D30DFDA
285 + 1 1 2D4299C81D30DFDA
285 + 3 1 555A2661F1BC074B
290 + 1 0 555A2661F1BC074B
295 + 1 1 555A2661F1BC074B
2 95 + 3 1 2FC6DA3E53F0B564
300 + 1 0 2FC6DA3E53F0B564
305 + 1 1 2FC6DA3E53F0B564
305 + 3 1 C7E505461DC268AA
310 + 1 0 C7E505461DC268AA
315 + 1 1 C7E505461DC268AA
315 + 3 1 OFF1471940E9D63B
320 + 1 0 0FF1471940E9D63B
325 + 1 1 0FF1471940E9D63B
325 + 3 1 C2AC614072856B17
330 + 1 0 C2AC614072856B17
335 + 1 1 C2AC614072856B17
335 + 3 1 A46A8CB12187C078
340 + 1 0 A46A8CB12187C078
345 + 1 1 A46A8CB12187C078
345 + 3 1 35D9788F66B4C5D2
350 + 1 0 35D9788F66B4C5D2
355 + 1 1 35D9788F66B4C5D2
3 55 + 3 1 29CB9DD10E3A9971
360 + 1 0 29CB9DD10E3A9971
365 + 1 1 29CB9DD10E3A9971
365 + 3 1 42F92EDF6AB34F16
370 + 1 0 42F92EDF6AB34F16
37 5 + 1 1 42F92EDF6AB34F16
375 + 3 1 133A17C3347A026C
380 + 1 0 133A17C3347A026C
385 + 1 1 133A17C3347A026C
385 + 3 1 05905F22B7A718E8
390 + 1 0 05905F22B7A718E8
395 + 1 1 05905F22B7A718E8
395 + 3 1 A3B7A8C559BFD9CA
400 + 1 0 A3B7A8C559BFD9CA
405 + 1 1 A3B7A8C559EFD9CA
405 + 3 1 00B816D20F689E97
410 + 1 0 OOB816D20F689E97
415 + 1 1 00B816D20F689E97
415 + 3 1 47C6E7742DE45BEA
420 + 1 0 47C6E7742DE45BEA
425 + 1 1 47C6E7742DE45BEA
425 + 3 1 DE7AE47 0C30FEACC
430 + 1 0 DE7AE470C30FEACC
435 + 1 1 DE7AE47 0C3 0FEACC
435 + 3 1 3B0618809FB797C4
440 + 1 0 3B0618809FB797C4
445 + 1 1 3B0618809FB797C4
445 + 3 1 EFFD5A322698409D
450 + 1 0 EFFD5A322698409D
455 + 1 1 EFFD5A322698409D
455 + 3 1 99BCEC0EC54D4701
460 + 1 0 99BCEC0EC54D4701
465 + 1 1 99BCEC0EC54D4701
465 + 3 1 735755309BD7EC24
470 + 1 0 735755309BD7EC24
475 + 1 1 735755309BD7EC24
47 5 + 3 1 02A8AA67A0A27553
480 + 1 0 02A8AA67A0A27553
4 85 + 1 1 02A8AA67A0A27553
485 + 3 1 3CC364DBEB5C6446














































































































































































































































































































495 + 1 1 3CC364DBEB5C6446
495 + 3 1 A3DBC895E32DE299
500 + 1 0 A3DBC895E32DE299
505 + 1 1 A3DBC895E32DE299
505 + 3 1 E7662FBB1FE1D8DE
510 + 1 0 E7662FBB1FE1D8DE
515 + 1 1 E7662FBB1FE1D8DE
515 + 3 1 F9168F39FBA04664
520 + 1 0 F9168F39FBA04664
525 + 1 1 F9168F39FBA04664
525 + 3 1 AA6B500C6CEDE0C2
530 + 1 0 AA6B500C6CEDE0C2
53 5 + 1 1 AA6B500C6CEDE0C2
53 5 + 3 1 DCBE0C16435F9A01
54 0 + 1 0 DCBE0C16435F9A01
545 + 1 1 DCBE0C16435F9A01
545 + 3 1 9A1100F0E3C255F8
550 + 1 0 9A1100F0E3C255F8
555 + 1 1 9A1100F0E3C255F8
5 5 5 + 3 1 07A319BCE3AE1EC0
560 + 1 0 07A319BCE3AE1EC0
565 + 1 1 07A319BCE3AE1EC0
565 + 3 1 58C959B67A546231
57 0 + 1 0 58C959B67A546231
57 5 + 1 1 58C959B67A546231
575 + 3 1 181CB95F1D3A8759
580 + 1 0 181CB95F1D3A8759
585 + 1 1 181CB95F1D3A8759
585 + 3 1 733904E0E805800F
590 + 1 0 733904E0E805800F
595 + 1 1 733904E0E805800F
595 + 3 1 CD2D28E57B087870
600 + 1 0 CD2D28E57B087870
605 + 1 1 CD2D28E57B087870
605 + 3 1 932692ED7F5CE378
610 + 1 0 932692ED7F5CE378
615 + 1 1 932692ED7F5CE378
615 + 3 1 3840F66350246E5A
620 + 1 0 3840F66350246E5A
62 5 + 1 1 3840F66350246E5A
625 + 3 1 1AD54AF80D609FEA
630 + 1 0 1AD54AF80D609FEA
635 + 1 1 1AD54AF8 0D6 0 9FEA
635 + 3 1 1C02DDE65D308582
640 + 1 0 1C02DDE65D308582
645 + 1 1 1C02DDE65D308582
645 + 3 1 160427C94362F64C
650 + 1 0 160427C94362F64C
655 + 1 1 160427C94362F64C
655 + 3 1 1D987F9825042061
660 + 1 0 1D987F9825042061
665 + 1 1 1D987F9825042061
665 + 3 1 3BC5C05502F56B7F
670 + 1 0 3BC5C05502F56B7F
67 5 + 1 1 3BC5C05502F56B7F
675 + 3 1 2202E0BDB4C5A5FF
680 + 1 0 2202E0BDB4C5A5FF
685 + 1 1 2202E0BDB4C5A5FF
685 + 3 1 2EE416DC97507C76
690 + 1 0 2EE416DC97507C76
695 + 1 1 2EE416DC97507C76
695 + 3 1 23D3D4126141EF0A
700 + 1 0 23D3D4126141EF0A
705 + 1 1 23D3D4126141EF0A
705 + 3 1 3BE9232B44A5591D
710 + 1 0 3BE9232B44A5591D
715 + 1 1 3BE9232B44A5591D
715 + 3 1 B7CA1B05439D6A07
720 + 1 0 B7CA1B05439D6A07
725 + 1 1 B7CA1B05439D6A07
725 + 3 1 BA3A95AD2F56B136
730 + 1 0 BA3A95AD2F56B136
735 + 1 1 BA3A95AD2F56B136
735 + 3 1 F6907B384D57EB04




































































































































































































































































































































































92 5 + 3
930 + 1
93 5 + 1
93 5 + 3
940 + 1










97 5 + 3
980 + 1
985 + 1
985 + 3
990 + 1
1 F6907B384D57EB04
1 4AE0ECD45AD65E51
0 4AE0ECD45AD65E51
1 4AE0ECD45AD65E51
1 551AC621F1FACE13
0 551AC621F1FACE13
1 551AC621F1FACE13
1 83D6A26737928556
0 83D6A26737928556
1 83D6A26737928556
1 D1254F3D12F1FF98
0 D1254F3D12F1FF98
1 D1254F3D12F1FF98
1 CECF8396A2364370
0 CECF8396A2364370
1 CECF8396A2364370
1 62D194F3F325B451
0 62D194F3F325B451
1 62D194F3F325B451
1 EAFBB24E3BBC7008
0 EAFBB24E3BBC7 008
1 EAFBB24E3BBC7008
1 71A15148EF990F64
0 71A15148EF990F64
1 71A15148EF990F64
1 E1452AE548B82D0A
0 E1452AE548B82D0A
1 E1452AE548B82D0A
1 523755BB1F158419
0 523755BB1F158419
1 523755BB1F158419
1 D94BA7C8FEBB1ABF
0 D94BA7C8FEBB1ABF
1 D94BA7C8FEBB1ABF
1 8E98C368CDDCD66D
0 8E98C368CDDCD66D
1 8E98C368CDDCD66D
1 429793BE7A61F47C
0 429793BE7A61F47C
1 429793BE7A61F47C
1 0B5F0D7A6CCBBA50
0 0B5F0D7A6CCBBA50
1 0B5F0D7A6CCBBA50
1 86170E2CCAA795FA
0 86170E2CCAA795FA
1 86170E2CCAA795FA
1 E40F476F227D97F9
0 E40F476F227D97F9
1 E40F476F227D97F9
1 1DF936E0370399F3
0 1DF936E0370399F3
1 1DF936E0370399F3
1 FD8A2D0E8C71D61D
0 FD8A2D0E8C71D61D
1 FD8A2D0E8C71D61D
1 D2D4420BAA30FE5E
0 D2D4420BAA30FE5E
1 D2D4420BAA30FE5E
1 9A77A5C9C08CE2DF
0 9A77A5C9C08CE2DF
1 9A77A5C9C08CE2DF
1 5AAB919F5D0A3CC8
0 5AAB919F5D0A3CC8
1 5AAB919F5D0A3CC8
1 1F729F80BCC3813E
0 1F729F80BCC3813E
1 1F729F80BCC3813E
1 F09F1A20FF5850AO
0 F09F1A20FF5850A0
1 F09F1A20FF5850A0
1 34FA5A9D1EF4C491
0 34FA5A9D1EF4C491
1 34FA5A9D1EF4C491
1 39E0C3F009D479D5
0 39E0C3F009D479D5
FFFFFF77E7FEFF
FFFFFF77E7FEFF
FFFFFF3BF3FF7F
FFFFFF3BF3FF7F
FFFFFF3BF3FF7F
FFFFFF1DF9FFBF
FFFFFF1DF9FFBF
FFFFFF1DF9FFBF
FFFFFFOEFCFFDF
FFFFFFOEFCFFDF
FFFFFFOEFCFFDF
FFFFFF077E7FEF
FFFFFF077E7FEF
FFFFFF077E7FEF
FFFFFF03BF3FF7
FFFFFF03BF3FF7
FFFFFF03BF3FF7
FFFFFF81DF9FFB
FFFFFF81DF9FFB
FFFFFF81DF9FFB
FFFFFFCOEFCFFD
FFFFFFCOEFCFFD
FFFFFFCOEFCFFD
FFFFFFE077E7FE
FFFFFFE077E7FE
FFFFFFE077E7FE
FFFFFFF03BF3FF
FFFFFFF03BF3FF
FFFFFFF03BF3FF
FFFFFFF81DF9FF
FFFFFFF81DF9FF
FFFFFFF81DF9FF
FFFFFFFCOEFCFF
FFFFFFFCOEFCFF
FFFFFFFCOEFCFF
FFFFFFFE077E7F
FFFFFFFE077E7F
FFFFFFFE077E7F
FFFFFFFF03BF3F
FFFFFFFF03BF3F
FFFFFFFF03BF3F
FFFFFFFF81DF9F
FFFFFFFF81DF9F
FFFFFFFF81DF9F
FFFFFFFFCOEFCF
FFFFFFFFCOEFCF
FFFFFFFFCOEFCF
FFFFFF7FE077E7
FFFFFF7FE077E7
FFFFFF7FE077E7
FFFFFF3FF03BF3
FFFFFF3FF03BF3
FFFFFF3FF03BF3
FFFFFF9FF81DF9
FFFFFF9FF81DF9
FFFFFF9FF81DF9
FFFFFF4FFC0EFC
FFFFFF4FFC0EFC
FFFFFF4FFC0EFC
FFFFFF27FE077E
FFFFFF27FE077E
FFFFFF27FE077E
FFFFFF93FF03BF
FFFFFF93FF03BF
FFFFFF93FF03BF
FFFFFF49FF81DF
FFFFFF49FF81DF
FFFFFF49FF81DF
FFFFFF24FFC0EF
FFFFFF24FFC0EF
FFFFFF24FFC0EF
FFFFFF127FE077
FFFFFF127FE077
FFFFFF127FE077
FFFFFF093FF03B
FFFFFFFEFFE010
FFFFFFFF7FF008
FFFFFFFF7FF008
FFFFFFFF7FF008
FFFFFFFFBFF804
FFFFFFFFBFF804
FFFFFFFFBFF804
FFFFFFFFDFFC02
FFFFFFFFDFFC02
FFFFFFFFDFFC02
FFFFFF7FEFFE01
FFFFFF7FEFFE01
FFFFFF7FEFFE01
FFFFFF3FF7FF00
FFFFFF3FF7FF00
FFFFFF3FF7FF00
FFFFFF9FFBFF80
FFFFFF9FFBFF80
FFFFFF9FFBFF80
FFFFFFCFFDFFCO
FFFFFFCFFDFFCO
FFFFFFCFFDFFCO
FFFFFFE7FEFFE0
FFFFFFE7FEFFE0
FFFFFFE7FEFFE0
FFFFFFF3FF7FF0
FFFFFFF3FF7FF0
FFFFFFF3FF7FF0
FFFFFFF9FFBFF8
FFFFFFF9FFBFF8
FFFFFFF9FFBFF8
FFFFFFFCFFDFFC
FFFFFFFCFFDFFC
FFFFFFFCFFDFFC
FFFFFF7E7FEFFE
FFFFFF7E7FEFFE
FFFFFF7E7FEFFE
FFFFFFBF3FF7FF
FFFFFFBF3FF7FF
FFFFFFBF3FF7FF
FFFFFFDF9FFBFF
FFFFFFDF9FFBFF
FFFFFFDF9FFBFF
FFFFFFEFCFFDFF
FFFFFFEFCFFDFF
FFFFFFEFCFFDFF
FFFFFF77E7FEFF
FFFFFF77E7FEFF
FFFFFF77E7FEFF
FFFFFF3BF3FF7F
FFFFFF3BF3FF7F
FFFFFF3BF3FF7F
FFFFFF1DF9FFBF
FFFFFF1DF9FFBF
FFFFFF1DF9FFBF
FFFFFFOEFCFFDF
FFFFFFOEFCFFDF
FFFFFFOEFCFFDF
FFFFFF077E7FEF
FFFFFF077E7FEF
FFFFFF077E7FEF
FFFFFF03BF3FF7
FFFFFF03BF3FF7
FFFFFF03BF3FF7
FFFFFF81DF9FFB
FFFFFF81DF9FFB
FFFFFF81DF9FFB
FFFFFFCOEFCFFD
FFFFFFCOEFCFFD
FFFFFFCOEFCFFD
FFFFFFE077E7FE
FFFFFFE077E7FE
FFFFFFE077E7FE
FFFFFFF03BF3FF
FFFFFFF03BF3FF
F6703F9F30F80BD1
F6703F9F30F80BD1
F6703F9F30F80BD1
F6703F9F30F80BD1
F6703F9F30F80BD1
F6703F9F30F80BD1
F6703F9F30F80BD1
F6703F9F30F80BD1
F6703F9F30F80BD1
F6703F9F30F80BD1
F6703F9F30F8t)BDl
F6703F9F30F80BD1
F6703F9F30F80BD1
F6703F9F30F80BD1
F6703F9F30F80BD1
F6703F9F30F80BD1
F6703F9F30F80BD1
F6703F9F30F80BD1
F6703F9F30F80BD1
F6703F9F30F80BD1
F6703F9F30F80BD1
F6703F9F30F80BD1
F6703F9F30F80BD1
F6703F9F30F80BD1
F6703F9F30F80BD1
F6703F9F30F80BD1
F6703F9F30F80BD1
F6703F9F30F80BD1
F6703F9F30F80BD1
F6703F9F30F80BD1
F6703F9F30F80BD1
F6703F9F30F80BD1
F6703F9F30F80BD1
F6703F9F30F80BD1
F6703F9F30F80BD1
F6703F9F30F80BD1
F6703F9F30F80BD1
F6703F9F30F80BD1
F6703F9F30F80BD1
F6703F9F30F80BD1
F6703F9F30F80BD1
F6703F9F30F80BD1
F6703F9F30F80BD1
F6703F9F30F80BD1
F6703F9F30F80BD1
F6703F9F30F80BD1
F6703F9F30F80BD1
F6703F9F30F80BD1
F6703F9F30F80BD1
F6703F9F30F80BD1
F6703F9F30F80BD1
F6703F9F30F80BD1
F6703F9F30F80BD1
F6703F9F30F80BD1
F6703F9F30F80BD1
F6703F9F30F80BD1
F6703F9F30F80BD1
F6703F9F30F80BD1
F6703F9F30F80BD1
F6703F9F30F80BD1
F6703F9F30F80BD1
F6703F9F30F80BD1
F6703F9F30F80BD1
F6703F9F30F80BD1
F6703F9F30F80BD1
F6703F9F30F80BD1
F6703F9F30F80BD1
F6703F9F30F80BD1
F6703F9F30F80BD1
F6703F9F30F80BD1
F6703F9F30F80BD1
F6703F9F30F80BD1
F6703F9F30F80BD1
F6703F9F30F80BD1
F6703F9F30F80BD1
113
995
995
1000
1005
1005
1010
1015
1015
1020
102 5
102 5
1030
1035
1035
1040
1045
1045
1050
1055
1055
1060
1065
1065
1070
1075
1075
1080
1085
1085
1090
1095
1095
1100
1105
1105
1110
1115
1115
1120
1125
1125
1130
1135
1135
1140
1145
1145
1150
+ 1
+ 3
+ 1
+ 1
+ 3
+ 1
+ 1
+ 3
+ 1
+ 1
+ 3
+ 1
+ 1
+ 3
+ 1
+ 1
+ 3
+ 1
+ 1
+ 3
+ 1
+ 1
+ 3
+ 1
+ 1
+ 3
+ 1
+ 1
+ 3
+ 1
+ 1
+ 3
+ 1
+ 1
+ 3
+ 1
+ 1
+ 3
+ 1
+ 1
+ 3
+ 1
+ 1
+ 3
+ 1
+ 1
+ 3
+ 1
1 39E0C3F009D479D5
1 9DBF0700528A1AC2
0 9DBF0700528A1AC2
1 9DBF0700528A1AC2
1 EADD19881E6185D9
0 EADD19881E6185D9
1 EADD19881E6185D9
1 8C4BF2D45FBBF3B8
0 8C4BF2D45FBBF3B8
1 8C4BF2D45FBBF3B8
1 ECBDC55072FE6C88
0 ECBDC55072FE6C88
1 ECBDC55072FE6C88
1 62C0F2931BCCE9EF
0 62C0F2931BCCE9EF
1 62C0F2931BCCE9EF
1 3D8C5A3EDC92E1E0
0 3D8C5A3EDC92E1E0
1 3D8C5A3EDC92E1E0
1 95C28DE252F73EE1
0 95C28DE252F73EE1
1 95C28DE252F73EE1
1 C6B3E27C488C71C4
0 C6B3E27C488C71C4
1 C6B3E27C488C71C4
1 6545ED7FC4D3D89D
0 6545ED7FC4D3D89D
1 6545ED7FC4D3D89D
1 D4E45069827904A3
0 D4E45069827904A3
1 D4E45069827904A3
1 636A8052945528BF
0 636A8052945528BF
1 636A8052945528BF
1 1C9A38A98D8E9663
0 1C9A38A98D8E9663
1 1C9A38A98D8E9663
1 71F8ADE9263B84BE
0 71F8ADE9263B84BE
1 71F8ADE9263B84BE
1 D4276D45C31570A3
0 D4276D45C31570A3
1 D4276D45C31570A3
1 93B5AA7A73E6298B
0 93B5AA7A73E6298B
1 93B5AA7A73E6298B
1 8B550DFCD8D4FA33
0 8B550DFCD8D4FA33
FFFFFFO
FFFFFFO
FFFFFFO
FFFFFFO
FFFFFFO
FFFFFFO
FFFFFFO
FFFFFFO
FFFFFFO
FFFFFFO
FFFFFFO
FFFFFFO
FFFFFFO
FFFFFFO
FFFFFFO
FFFFFFO
FFFFFFO
FFFFFFO
FFFFFFO
FFFFFFO
FFFFFFO
FFFFFFO
FFFFFFO
FFFFFFO
FFFFFFO
FFFFFFO
FFFFFFO
FFFFFFO
FFFFFFO
FFFFFFO
FFFFFFO
FFFFFFO
FFFFFFO
FFFFFFO
FFFFFFO
FFFFFFO
FFFFFFO
FFFFFFO
FFFFFFO
FFFFFFO
FFFFFFO
FFFFFFO
FFFFFFO
FFFFFFO
FFFFFFO
FFFFFFO
FFFFFFO
FFFFFFO
93FF03B
93FF03B
93FF03B
93FF03B
93FF03B
93FF03B
93FF03B
93FF03B
93FF03B
93FF03B
93FF03B
93FF03B
93FF03B
93FF03B
93FF03B
93FF03B
93FF03B
93FF03B
93FF03B
93FF03B
93FF03B
93FF03B
93FF03B
93FF03B
93FF03B
93FF03B
93FF03B
93FF03B
93FF03B
93FF03B
93FF03B
93FF03B
93FF03B
93FF03B
93FF03B
93FF03B
93FF03B
93FF03B
93FF03B
93FF03B
93FF03B
93FF03B
93FF03B
93FF03B
93FF03B
93FF03B
93FF03B
93FF03B
FFFFFFF03BF3FF
FFFFFFF81DF9FF
FFFFFFF81DF9FF
FFFFFFF81DF9FF
FFFFFFFCOEFCFF
FFFFFFFCOEFCFF
FFFFFFFCOEFCFF
FFFFFFFE077E7F
FFFFFFFE077E7F
FFFFFFFE077E7F
FFFFFFFF03BF3F
FFFFFFFF03BF3F
FFFFFFFF03BF3F
FFFFFFFF81DF9F
FFFFFFFF81DF9F
FFFFFFFF81DF9F
FFFFFFFFCOEFCF
FFFFFFFFCOEFCF
FFFFFFFFCOEFCF
FFFFFF7FE077E7
FFFFFF7FE077E7
FFFFFF7FE077E7
FFFFFF3FF03BF3
FFFFFF3FF03BF3
FFFFFF3FF03BF3
FFFFFF9FF81DF9
FFFFFF9FF81DF9
FFFFFF9FF81DF9
FFFFFF4FFC0EFC
FFFFFF4FFC0EFC
FFFFFF4FFC0EFC
FFFFFF27FE077E
FFFFFF27FE077E
FFFFFF27FE077E
FFFFFF93FF03BF
FFFFFF93FF03BF
FFFFFF93FF03BF
FFFFFF49FF81DF
FFFFFF4 9FF81DF
FFFFFF4 9FF81DF
FFFFFF24FFC0EF
FFFFFF24FFC0EF
FFFFFF24FFC0EF
FFFFFF127FE077
FFFFFF127FE077
FFFFFF127FE077
FFFFFF093FF03B
FFFFFF093FF03B
F6703F9F3
F6703F9F3
F6703F9F3
F6703F9F3
F6703F9F3
F6703F9F3
F6703F9F3
F6703F9F3
F6703F9F3
F6703F9F3
F6703F9F3
F6703F9F3
F6703F9F3
F6703F9F3
F6703F9F3
F6703F9F3
F6703F9F3
F6703F9F3
F6703F9F3
F6703F9F3
F6703F9F3
F6703F9F3
F6703F9F3
F6703F9F3
F6703F9F3
F6703F9F3
F6703F9F3
F6703F9F3
F6703F9F3
F6703F9F3
F6703F9F3
F6703F9F3
F6703F9F3
F6703F9F3
F6703F9F3
F6703F9F3
F6703F9F3
F6703F9F3
F6703F9F3
F6703F9F3
F6703F9F3
F6703F9F3
F6703F9F3
F6703F9F3
F6703F9F3
F6703F9F3
F6703F9F3
F6703F9F3
0F80BD1
0F80BD1
0F80BD1
0F80ED1
0F80BD1
0F80BD1
0F80BD1
0F80BD1
0F80BD1
0F80BD1
OFS'OBDl
0F80BD1
0F80BD1
0F80BD1
0F80BD1
0F80BD1
0F80BD1
0F80BD1
0F80BD1
0F80BD1
OF80BD1
0F80BD1
0F80BD1
0F80BD1
0F80BD1
0F80BD1
0F80BD1
0F80BD1
0F80BD1
0F80BD1
0F80BD1
0F80BD1
0F8OBD1
0F80BD1
0F80BD1
0F80BD1
0F80BD1
0F80BD1
0F80BD1
0F80BD1
0F80BD1
0F80BD1
0F80BD1
0F80BD1
0F80BD1
0F80BD1
0F80BD1
0F80BD1
114



